

# PowerMOS Transistors including TOPFETs and IGBTs

## DATA HANDBOOK

B | O | O | K | S | C | 1 | 3 | 1 | 9 | 9 | 5

Philips Semiconductors



# PHILIPS

## **QUALITY ASSURED**

Our quality system focuses on the continuing high quality of our components and the best possible service for our customers. We have a three-sided quality strategy: we apply a system of total quality control and assurance; we operate customer-oriented dynamic improvement programmes; and we promote a partnering relationship with our customers and suppliers.

## **PRODUCT SAFETY**

In striving for state-of-the-art perfection, we continuously improve components and processes with respect to environmental demands. Our components offer no hazard to the environment in normal use when operated or stored within the limits specified in the data sheet.

Some components unavoidably contain substances that, if exposed by accident or misuse, are potentially hazardous to health. Users of these components are informed of the danger by warning notices in the data sheets supporting the components. Where necessary the warning notices also indicate safety precautions to be taken and disposal instructions to be followed. Obviously users of these components, in general the set-making industry, assume responsibility towards the consumer with respect to safety matters and environmental demands.

All used or obsolete components should be disposed of according to the regulations applying at the disposal location. Depending on the location, electronic components are considered to be 'chemical', 'special' or sometimes 'industrial' waste. Disposal as domestic waste is usually not permitted.



# PowerMOS Transistors including TOPFETs and IGBTs

## CONTENTS

	Page
INDEX	3
SELECTION GUIDE	9
INTRODUCTION	17
DEVICE DATA (in alphanumeric sequence)	23
MECHANICAL DATA	607
MOUNTING INSTRUCTIONS	613
ACCESSORIES	631
DATA HANDBOOK SYSTEM	635

## DEFINITIONS

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

---

## INDEX

**PowerMOS Transistors  
including TOPFETs and IGBTs**

TYPE NUMBER	TECHNOLOGY	ENVELOPE	PAGE
BUK100-50DL	TOPFET	TO220AB	24
BUK100-50GL	TOPFET	TO220AB	32
BUK100-50GS	TOPFET	TO220AB	41
BUK101-50DL	TOPFET	TO220AB	50
BUK101-50GL	TOPFET	TO220AB	58
BUK101-50GS	TOPFET	TO220AB	67
BUK102-50DL	TOPFET	TO220AB	76
BUK102-50GL	TOPFET	TO220AB	84
BUK102-50GS	TOPFET	TO220AB	93
BUK104-50L	TOPFET	SOT263	102
BUK104-50LP	TOPFET	SOT263 leadform 01	102
BUK104-50S	TOPFET	SOT263	102
BUK104-50SP	TOPFET	SOT263 leadform 01	102
BUK105-50L	TOPFET	SOT263	113
BUK105-50LP	TOPFET	SOT263 leadform 01	113
BUK105-50S	TOPFET	SOT263	113
BUK105-50SP	TOPFET	SOT263 leadform 01	113
BUK106-50L	TOPFET	SOT263	124
BUK106-50LP	TOPFET	SOT263 leadform 01	124
BUK106-50S	TOPFET	SOT263	124
BUK106-50SP	TOPFET	SOT263 leadform 01	124
BUK107-50DL	TOPFET	SOT223	135
BUK107-50DS	TOPFET	SOT223	142
BUK202-50X	TOPFET High side switch	SOT263 leadform 01	149
BUK202-50Y	TOPFET High side switch	SOT263 leadform 01	160
BUK203-50X	TOPFET High side switch	SOT263 leadform 01	171
BUK203-50Y	TOPFET High side switch	SOT263 leadform 01	182
BUK442-100A	MOSFET N	SOT186	193
BUK442-100B	MOSFET N	SOT186	193
BUK443-60A	MOSFET N	SOT186	198
BUK443-60B	MOSFET N	SOT186	198
BUK443-100A	MOSFET N	SOT186	203
BUK443-100B	MOSFET N	SOT186	203
BUK444-200A	MOSFET N	SOT186	208
BUK444-200B	MOSFET N	SOT186	208
BUK444-400B	MOSFET N	SOT186	213

**PowerMOS Transistors  
including TOPFETs and IGBTs**

TYPE NUMBER	TECHNOLOGY	ENVELOPE	PAGE
BUK444-500B	MOSFET N	SOT186	218
BUK444-600B	MOSFET N	SOT186	223
BUK444-800A	MOSFET N	SOT186	228
BUK444-800B	MOSFET N	SOT186	228
BUK445-60A	MOSFET N	SOT186	233
BUK445-60B	MOSFET N	SOT186	233
BUK445-60H	MOSFET N	SOT186	238
BUK445-100A	MOSFET N	SOT186	243
BUK445-100B	MOSFET N	SOT186	243
BUK445-200A	MOSFET N	SOT186	248
BUK445-200B	MOSFET N	SOT186	248
BUK445-400B	MOSFET N	SOT186	253
BUK445-500B	MOSFET N	SOT186	258
BUK445-600B	MOSFET N	SOT186	263
BUK446-800A	MOSFET N	SOT186	268
BUK446-800B	MOSFET N	SOT186	268
BUK446-1000B	MOSFET N	SOT186	273
BUK452-60A	MOSFET N	TO220AB	278
BUK452-60B	MOSFET N	TO220AB	278
BUK452-100A	MOSFET N	TO220AB	283
BUK452-100B	MOSFET N	TO220AB	283
BUK453-60A	MOSFET N	TO220AB	288
BUK453-60B	MOSFET N	TO220AB	288
BUK453-100A	MOSFET N	TO220AB	293
BUK453-100B	MOSFET N	TO220AB	293
BUK454-200A	MOSFET N	TO220AB	298
BUK454-200B	MOSFET N	TO220AB	298
BUK454-400B	MOSFET N	TO220AB	303
BUK454-500B	MOSFET N	TO220AB	308
BUK454-600B	MOSFET N	TO220AB	313
BUK454-800A	MOSFET N	TO220AB	318
BUK454-800B	MOSFET N	TO220AB	318
BUK455-60A	MOSFET N	TO220AB	323
BUK455-60B	MOSFET N	TO220AB	323
BUK455-60H	MOSFET N	TO220AB	328
BUK455-100A	MOSFET N	TO220AB	333

**PowerMOS Transistors  
including TOFETs and IGBTs**

TYPE NUMBER	TECHNOLOGY	ENVELOPE	PAGE
BUK455-100B	MOSFET N	TO220AB	333
BUK455-200A	MOSFET N	TO220AB	338
BUK455-200B	MOSFET N	TO220AB	338
BUK455-400B	MOSFET N	TO220AB	343
BUK455-500B	MOSFET N	TO220AB	348
BUK455-600B	MOSFET N	TO220AB	353
BUK456-60A	MOSFET N	TO220AB	358
BUK456-60B	MOSFET N	TO220AB	358
BUK456-60H	MOSFET N	TO220AB	363
BUK456-100A	MOSFET N	TO220AB	368
BUK456-100B	MOSFET N	TO220AB	368
BUK456-200A	MOSFET N	TO220AB	373
BUK456-200B	MOSFET N	TO220AB	373
BUK456-800A	MOSFET N	TO220AB	378
BUK456-800B	MOSFET N	TO220AB	378
BUK456-1000B	MOSFET N	TO220AB	383
BUK457-400B	MOSFET N	TO220AB	388
BUK457-500B	MOSFET N	TO220AB	393
BUK457-600B	MOSFET N	TO220AB	398
BUK481-60A	MOSFET N	SOT223	403
BUK481-100A	MOSFET N	SOT223	409
BUK482-60A	MOSFET N	SOT223	415
BUK482-100A	MOSFET N	SOT223	421
BUK483-60A	MOSFET N	SOT223	427
BUK542-60A	L <sup>2</sup> FET	SOT186	433
BUK542-60B	L <sup>2</sup> FET	SOT186	433
BUK542-100A	L <sup>2</sup> FET	SOT186	438
BUK542-100B	L <sup>2</sup> FET	SOT186	438
BUK543-60A	L <sup>2</sup> FET	SOT186	443
BUK543-60B	L <sup>2</sup> FET	SOT186	443
BUK543-100A	L <sup>2</sup> FET	SOT186	448
BUK543-100B	L <sup>2</sup> FET	SOT186	448
BUK545-60A	L <sup>2</sup> FET	SOT186	453
BUK545-60B	L <sup>2</sup> FET	SOT186	453
BUK545-60H	L <sup>2</sup> FET	SOT186	458
BUK545-100A	L <sup>2</sup> FET	SOT186	463

**PowerMOS Transistors  
including TOPFETs and IGBTs**

TYPE NUMBER	TECHNOLOGY	ENVELOPE	PAGE
BUK545-100B	L <sup>2</sup> FET	SOT186	463
BUK545-200A	L <sup>2</sup> FET	SOT186	468
BUK545-200B	L <sup>2</sup> FET	SOT186	468
BUK552-60A	L <sup>2</sup> FET	TO220AB	473
BUK552-60B	L <sup>2</sup> FET	TO220AB	473
BUK552-100A	L <sup>2</sup> FET	TO220AB	478
BUK552-100B	L <sup>2</sup> FET	TO220AB	478
BUK553-48C	Protected L <sup>2</sup> FET	TO220AB	483
BUK553-60A	L <sup>2</sup> FET	TO220AB	489
BUK553-60B	L <sup>2</sup> FET	TO220AB	489
BUK553-100A	L <sup>2</sup> FET	TO220AB	494
BUK553-100B	L <sup>2</sup> FET	TO220AB	494
BUK554-200A	L <sup>2</sup> FET	TO220AB	499
BUK554-200B	L <sup>2</sup> FET	TO220AB	499
BUK555-60A	L <sup>2</sup> FET	TO220AB	504
BUK555-60B	L <sup>2</sup> FET	TO220AB	504
BUK555-60H	L <sup>2</sup> FET	TO220AB	509
BUK555-100A	L <sup>2</sup> FET	TO220AB	514
BUK555-100B	L <sup>2</sup> FET	TO220AB	514
BUK555-200A	L <sup>2</sup> FET	TO220AB	519
BUK555-200B	L <sup>2</sup> FET	TO220AB	519
BUK556-60A	L <sup>2</sup> FET	TO220AB	524
BUK556-60H	L <sup>2</sup> FET	TO220AB	529
BUK581-60A	L <sup>2</sup> FET	SOT223	534
BUK581-100A	L <sup>2</sup> FET	SOT223	540
BUK582-60A	L <sup>2</sup> FET	SOT223	546
BUK582-100A	L <sup>2</sup> FET	SOT223	552
BUK583-60A	L <sup>2</sup> FET	SOT223	558
BUK655-500B	FREDFET	TO220AB	564
BUK657-400B	FREDFET	TO220AB	569
BUK657-500B	FREDFET	TO220AB	574
BUK854-500IS	IGBT	TO220AB	579
BUK854-800A	Fast IGBT	TO220AB	584
BUK856-400IZ	Protected L <sup>2</sup> IGBT	TO220AB	589
BUK856-450IX	Protected IGBT	TO220AB	595
BUK856-800A	Fast IGBT	TO220AB	601





## **SELECTION GUIDE**

	<b>Page</b>
<b>TOPFETs</b>	<b>10</b>
<b>PowerMOS transistors</b>	<b>11</b>
<b>Insulated Gate Bipolar Transistors (IGBTs)</b>	<b>15</b>

## TOPFETs

## Selection Guide

$V_{DS}$ (V)	$R_{DS(ON)}$ ( $\Omega$ )	@ $I_D$ (A)	$I_D$ (A)	$P_D$ (W)	TYPE NUMBER	TECHNOLOGY	ENVELOPE
50	0.028	25	50	125	BUK106-50L	TOPFET	SOT263
50	0.028	25	50	125	BUK106-50LP	TOPFET	SOT263 leadform 01
50	0.028	25	50	125	BUK106-50S	TOPFET	SOT263
50	0.028	25	50	125	BUK106-50SP	TOPFET	SOT263 leadform 01
50	0.028	25	50	125	BUK102-50GS	TOPFET	TO220AB
50	0.035	25	45	125	BUK102-50DL	TOPFET	TO220AB
50	0.035	25	45	125	BUK102-50GL	TOPFET	TO220AB
50	0.038	10	20	125	BUK202-50X	TOPFET High side switch	SOT263 leadform 01
50	0.038	10	20	125	BUK202-50Y	TOPFET High side switch	SOT263 leadform 01
50	0.05	13	29	75	BUK105-50L	TOPFET	SOT263
50	0.05	13	29	75	BUK105-50LP	TOPFET	SOT263 leadform 01
50	0.05	13	29	75	BUK105-50S	TOPFET	SOT263
50	0.05	13	29	75	BUK105-50SP	TOPFET	SOT263 leadform 01
50	0.05	13	29	75	BUK101-50GS	TOPFET	TO220AB
50	0.06	13	26	75	BUK101-50DL	TOPFET	TO220AB
50	0.06	13	26	75	BUK101-50GL	TOPFET	TO220AB
50	0.1	7.5	15	40	BUK104-50L	TOPFET	SOT263
50	0.1	7.5	15	40	BUK104-50LP	TOPFET	SOT263 leadform 01
50	0.1	7.5	15	40	BUK104-50S	TOPFET	SOT263
50	0.1	7.5	15	40	BUK104-50SP	TOPFET	SOT263 leadform 01
50	0.1	7.5	15	40	BUK100-50GS	TOPFET	TO220AB
50	0.125	7.5	13.5	40	BUK100-50DL	TOPFET	TO220AB
50	0.125	7.5	13.5	40	BUK100-50GL	TOPFET	TO220AB
50	0.175	0.1	0.5	1.8	BUK107-50DS	TOPFET	SOT223
50	0.2	0.1	0.5	1.8	BUK107-50DL	TOPFET	SOT223
50	0.22	2	4	50	BUK203-50X	TOPFET High side switch	SOT263 leadform 01
50	0.22	2	4	50	BUK203-50Y	TOPFET High side switch	SOT263 leadform 01

## PowerMOS transistors

## Selection Guide

$V_{DS}$	$R_{DS(ON)}$	@ $I_D$	$I_D$	$P_D$	TYPE NUMBER	TECHNOLOGY	ENVELOPE
(V)	( $\Omega$ )	(A)	(A)	(W)			

48	0.085	10	21	75	BUK553-48C	Protected L <sup>2</sup> FET	TO220AB
----	-------	----	----	----	------------	------------------------------	---------

60	0.020	25	60	150	BUK456-60H	MOSFET N	TO220AB
60	0.022	25	60	150	BUK556-60H	L <sup>2</sup> FET	TO220AB
60	0.026	25	50	150	BUK556-60A	L <sup>2</sup> FET	TO220AB
60	0.028	29	52	150	BUK456-60A	MOSFET N	TO220AB
60	0.03	29	51	150	BUK456-60B	MOSFET N	TO220AB
60	0.034	20	43	125	BUK455-60H	MOSFET N	TO220AB
60	0.034	20	22.5	30	BUK445-60H	MOSFET N	SOT186
60	0.038	20	41	125	BUK455-60A	MOSFET N	TO220AB
60	0.038	20	21	30	BUK445-60A	MOSFET N	SOT186
60	0.038	20	41	125	BUK555-60H	L <sup>2</sup> FET	TO220AB
60	0.038	20	21	30	BUK545-60H	L <sup>2</sup> FET	SOT186
60	0.042	20	39	125	BUK555-60A	L <sup>2</sup> FET	TO220AB
60	0.042	20	20	30	BUK545-60A	L <sup>2</sup> FET	SOT186
60	0.045	20	38	125	BUK455-60B	MOSFET N	TO220AB
60	0.045	20	20	30	BUK445-60B	MOSFET N	SOT186
60	0.055	20	35	125	BUK555-60B	L <sup>2</sup> FET	TO220AB
60	0.055	20	18	30	BUK545-60B	L <sup>2</sup> FET	SOT186
60	0.08	10	22	75	BUK453-60A	MOSFET N	TO220AB
60	0.08	9	13	25	BUK443-60A	MOSFET N	SOT186
60	0.085	10	21	75	BUK553-60A	L <sup>2</sup> FET	TO220AB
60	0.085	10	13	25	BUK543-60A	L <sup>2</sup> FET	SOT186
60	0.1	10	20	75	BUK553-60B	L <sup>2</sup> FET	TO220AB
60	0.1	10	20	75	BUK453-60B	MOSFET N	TO220AB
60	0.1	10	12	25	BUK543-60B	L <sup>2</sup> FET	SOT186
60	0.1	9	12	25	BUK443-60B	MOSFET N	SOT186
60	0.1	3.2	3.2	1.8	BUK483-60A	MOSFET N	SOT223
60	0.1	3.2	3.2	1.8	BUK583-60A	L <sup>2</sup> FET	SOT223
60	0.13	8.5	15	60	BUK452-60A	MOSFET N	TO220AB
60	0.13	2.5	2.5	1.7	BUK482-60A	MOSFET N	SOT223
60	0.15	8.5	14	60	BUK552-60A	L <sup>2</sup> FET	TO220AB
60	0.15	8.5	9.2	22	BUK542-60A	L <sup>2</sup> FET	SOT186
60	0.15	8.5	14	60	BUK452-60B	MOSFET N	TO220AB
60	0.15	2.7	2.7	1.7	BUK582-60A	L <sup>2</sup> FET	SOT223

## PowerMOS transistors

## Selection Guide

$V_{DS}$	$R_{DS(ON)}$	@ $I_D$	$I_D$	$P_D$	TYPE NUMBER	TECHNOLOGY	ENVELOPE
(V)	( $\Omega$ )	(A)	(A)	(W)			

60	0.18	8.5	13	60	BUK552-60B	L <sup>2</sup> FET	TO220AB
60	0.18	8.5	8.4	22	BUK542-60B	L <sup>2</sup> FET	SOT186
60	0.35	1.6	1.6	1.5	BUK481-60A	MOSFET N	SOT223
60	0.40	1.5	1.5	1.5	BUK581-60A	L <sup>2</sup> FET	SOT223

100	0.057	15	34	150	BUK456-100A	MOSFET N	TO220AB
100	0.065	15	32	150	BUK456-100B	MOSFET N	TO220AB
100	0.08	13	26	125	BUK455-100A	MOSFET N	TO220AB
100	0.08	13	14	30	BUK445-100A	MOSFET N	SOT186
100	0.085	13	25	125	BUK555-100A	L <sup>2</sup> FET	TO220AB
100	0.085	13	13	30	BUK545-100A	L <sup>2</sup> FET	SOT186
100	0.1	13	23	125	BUK455-100B	MOSFET N	TO220AB
100	0.1	13	12	30	BUK445-100B	MOSFET N	SOT186
100	0.11	13	22	125	BUK555-100B	L <sup>2</sup> FET	TO220AB
100	0.11	13	12	30	BUK545-100B	L <sup>2</sup> FET	SOT186
100	0.16	5	9	25	BUK443-100A	MOSFET N	SOT186
100	0.16	5	14	75	BUK453-100A	MOSFET N	TO220AB
100	0.18	5	8.3	25	BUK543-100A	L <sup>2</sup> FET	SOT186
100	0.18	6.5	13	75	BUK553-100A	L <sup>2</sup> FET	TO220AB
100	0.2	5	8	25	BUK443-100B	MOSFET N	SOT186
100	0.2	5	13	75	BUK453-100B	MOSFET N	TO220AB
100	0.22	5	7.5	25	BUK543-100B	L <sup>2</sup> FET	SOT186
100	0.22	6.5	12	75	BUK553-100B	L <sup>2</sup> FET	TO220AB
100	0.25	5.5	6.6	22	BUK442-100A	MOSFET N	SOT186
100	0.25	5.5	11	60	BUK452-100A	MOSFET N	TO220AB
100	0.28	5.5	6.3	22	BUK542-100A	L <sup>2</sup> FET	SOT186
100	0.28	5.5	10	60	BUK552-100A	L <sup>2</sup> FET	TO220AB
100	0.28	1.8	1.8	1.8	BUK482-100A	MOSFET N	SOT223
100	0.3	5.5	6.1	22	BUK442-100B	MOSFET N	SOT186
100	0.3	5.5	10	60	BUK452-100B	MOSFET N	TO220AB
100	0.31	1.7	1.7	1.8	BUK582-100A	L <sup>2</sup> FET	SOT223
100	0.35	5.5	8.5	60	BUK552-100B	L <sup>2</sup> FET	TO220AB
100	0.35	5.5	5.6	22	BUK542-100B	L <sup>2</sup> FET	SOT186
100	0.8	1	1	1.5	BUK481-100A	MOSFET N	SOT223
100	0.9	0.9	.9	1.5	BUK581-100A	L <sup>2</sup> FET	SOT223

$V_{DS}$ (V)	$R_{DS(ON)}$ ( $\Omega$ )	@ $I_D$ (A)	$I_D$ (A)	$P_D$ (W)	TYPE NUMBER	TECHNOLOGY	ENVELOPE
-----------------	------------------------------	----------------	--------------	--------------	-------------	------------	----------

200	0.16	10	19	150	BUK456-200A	MOSFET N	TO220AB
200	0.2	10	17	150	BUK456-200B	MOSFET N	TO220AB
200	0.23	7	7.6	30	BUK545-200A	L <sup>2</sup> FET	SOT186
200	0.23	7	7.6	30	BUK445-200A	MOSFET N	SOT186
200	0.23	7	14	125	BUK555-200A	L <sup>2</sup> FET	TO220AB
200	0.23	7	14	125	BUK455-200A	MOSFET N	TO220AB
200	0.28	7	7	30	BUK545-200B	L <sup>2</sup> FET	SOT186
200	0.28	7	7	30	BUK445-200B	MOSFET N	SOT186
200	0.28	7	13	125	BUK555-200B	L <sup>2</sup> FET	TO220AB
200	0.28	7	13	125	BUK455-200B	MOSFET N	TO220AB
200	0.4	3.5	9.2	90	BUK454-200A	MOSFET N	TO220AB
200	0.4	3.5	9.2	90	BUK554-200A	L <sup>2</sup> FET	TO220AB
200	0.4	3.5	5.3	25	BUK444-200A	MOSFET N	SOT186
200	0.5	3.5	8.2	90	BUK554-200B	L <sup>2</sup> FET	TO220AB
200	0.5	3.5	8.2	90	BUK454-200B	MOSFET N	TO220AB
200	0.5	3.5	4.7	25	BUK444-200B	MOSFET N	SOT186

400	0.5	6.5	11	150	BUK457-400B	MOSFET N	TO220AB
400	0.6	6.5	11	150	BUK657-400B	FREDFET	TO220AB
400	1	2.5	6.5	100	BUK455-400B	MOSFET N	TO220AB
400	1	2.5	3.8	30	BUK445-400B	MOSFET N	SOT186
400	1.8	1.5	4.2	75	BUK454-400B	MOSFET N	TO220AB
400	1.8	1.5	2.4	25	BUK444-400B	MOSFET N	SOT186

500	0.8	6.5	9	150	BUK457-500B	MOSFET N	TO220AB
500	0.8	6.5	9	150	BUK657-500B	FREDFET	TO220AB
500	1.5	2.5	5.3	100	BUK655-500B	FREDFET	TO220AB
500	1.5	2.5	5.3	100	BUK455-500B	MOSFET N	TO220AB
500	1.5	2.5	2.9	30	BUK445-500B	MOSFET N	SOT186
500	2.8	1.5	3.3	75	BUK454-500B	MOSFET N	TO220AB
500	2.8	1.2	1.9	25	BUK444-500B	MOSFET N	SOT186

$V_{DS}$	$R_{DS(ON)}$	@ $I_D$	$I_D$	$P_D$	TYPE NUMBER	TECHNOLOGY	ENVELOPE
(V)	( $\Omega$ )	(A)	(A)	(W)			
600	1.2	6.5	7.1	150	BUK457-600B	MOSFET N	TO220AB
600	2.5	2.5	4	100	BUK455-600B	MOSFET N	TO220AB
600	2.5	2.5	2.2	30	BUK445-600B	MOSFET N	SOT186
600	4.5	1.2	2.6	75	BUK454-600B	MOSFET N	TO220AB
600	4.5	1.2	1.5	25	BUK444-600B	MOSFET N	SOT186
800	3	1.5	4	125	BUK456-800A	MOSFET N	TO220AB
800	3	1.5	2	30	BUK446-800A	MOSFET N	SOT186
800	4	1.5	3.5	125	BUK456-800B	MOSFET N	TO220AB
800	4	1.5	1.7	30	BUK446-800B	MOSFET N	SOT186
800	6	1	2.4	100	BUK454-800A	MOSFET N	TO220AB
800	6	1.0	1.4	30	BUK444-800A	MOSFET N	SOT186
800	8	1	2.0	100	BUK454-800B	MOSFET N	TO220AB
800	8	1	1.2	30	BUK444-800B	MOSFET N	SOT186
1000	5	1.5	3.1	125	BUK456-1000B	MOSFET N	TO220AB
1000	5	1.5	1.5	30	BUK446-1000B	MOSFET N	SOT186

# Insulated Gate Bipolar Transistors (IGBTs)

## Selection Guide

$V_{CE}$	$V_{CE(SAT)}$	$I_C$	$t_r$	$P_D$	TYPE NUMBER	TECHNOLOGY	ENVELOPE
(V)	(V)	(A)	( $\mu$ S)	(W)			

400	2.2	15	10	125	BUK856-400IZ	Protected L <sup>2</sup> IGBT	TO220AB
450	1.8	15	8	125	BUK856-450IX	Protected IGBT	TO220AB
500	2.0	15	6	85	BUK854-500IS	IGBT	TO220AB
800	3.5	12	0.4	85	BUK854-800A	Fast IGBT	TO220AB
800	3.5	24	0.4	125	BUK856-800A	Fast IGBT	TO220AB





## **INTRODUCTION**

	Page
Quality	18
Type numbers	19
Features	19
Applications	19
New products	20
MOS handling	20
Rating systems	20
Letter symbols for current, voltage, power and resistance	22

# PowerMOS transistors including TOPFETs and IGBTs

## Introduction

### QUALITY

#### Total Quality Management

Philips Semiconductors is a Quality Company, renowned for the high quality of our products and service. We keep alive this tradition by constantly aiming towards one ultimate standard, that of zero defects. This aim is guided by our Total Quality Management (TQM) system, the basis of which is described in the following paragraphs.

#### QUALITY ASSURANCE

Based on ISO 9000 standards, customer standards such as Ford TQE and IBM MDQ, and the CECC system of conformity. Our factories are certified to ISO 9000 and CECC by external inspectorates.

#### PARTNERSHIPS WITH CUSTOMERS

PPM co-operations, design-in agreements, ship-to-stock, just-in-time and self-qualification programmes, and application support.

#### PARTNERSHIPS WITH SUPPLIERS

Ship-to-stock, statistical process control and ISO 9000 audits.

#### QUALITY IMPROVEMENT PROGRAMME

Continuous process and system improvement, design improvement, complete use of statistical process control, realization of our final objective of zero defects, and logistics improvement by ship-to-stock and just-in-time agreements.

#### Advanced quality planning

During the design and development of new products and processes, quality is built-in by advanced quality planning. Through failure-mode-and-effect analysis the critical parameters are detected and measures taken to ensure good performance on these parameters. The capability of process steps is also planned in this phase.

#### Product conformance

The assurance of product conformance is an integral part of our quality assurance (QA) practice. This is achieved by:

- Incoming material management through partnerships with suppliers.
- In-line quality assurance to monitor process reproducibility during manufacture and initiate any necessary corrective action. Critical process steps are 100% under statistical process control.
- Acceptance tests on finished products to verify conformance with the device specification. The test results are used for quality feedback and corrective actions. The inspection and test requirements are detailed in the general quality specifications.
- Periodic inspections to monitor and measure the conformance of products.

#### Product reliability

With the increasing complexity of Original Equipment Manufacturer (OEM) equipment, component reliability must be extremely high. Our research laboratories and development departments study the failure mechanisms of semiconductors. Their studies result in design rules and process optimization for the highest built-in product reliability. Highly accelerated tests are applied to the products reliability evaluation. Rejects from reliability tests and from customer complaints are submitted to failure analysis, to result in corrective action.

#### Customer responses

Our quality improvement depends on joint action with our customer. We need our customer's inputs and we invite constructive comments on all aspects of our performance. Please contact our local sales representative.

#### Recognition

The high quality of our products and services is demonstrated by many Quality Awards granted by major customers and international organizations.

# PowerMOS Transistors including TOPFETs and IGBTs

## Introduction

### TYPE NUMBERS

Philips Power MOSFETs and related products are all covered by the Pro-Electron type numbering system, the whole BUK series having been reserved for Philips Semiconductors .

The type numbers are made up as follows:

BUK followed by a 3-digit code and a hyphen followed by a voltage and a single or two letter suffix.

The 3-digit type codes have been chosen to a definite scheme. The first digit according to technology, the second digit according to outline, and the third digit according to approximate chip size. The overall scheme is shown in the following table. The exceptions to this scheme are both the Low Side and High Side TOPFET's which are sequential beyond the first digit.

The voltage code is an integer of two to four digits corresponding to the component's main voltage rating  $V_{DS}$  or  $V_{CE}$ . This is followed by a suffix which further describes the products characteristics.

DIGIT	1st	2nd	3rd
CODE	TECHNOLOGY	OUTLINE	CHIP SIZE (mm <sup>2</sup> )
0	(-)	(-)	(-)
1	L.S. TOPFET	SOT227	2
2	H.S. TOPFET	(-)	4
3	(-)	SOT93	6
4	NMOSFET	SOT186	8
5	L <sup>2</sup> FET	TO220AB	14
6	FREDFET	(-)	20
7	(-)	(-)	25
8	IGBT	SOT223	36
9	(-)	SOT263	42

### Example

BUK543-60A is Logic Level Fet in SOT186 outline, with a 6 mm<sup>2</sup> chip, 60 V rating  $V_{DS}$  and top-grade  $R_{DS(ON)}$ .

### FEATURES

#### HIGHER MAXIMUM JUNCTION TEMPERATURE

All the low voltage types (up to 200 V) in TO220AB outline are now published with  $T_{j \max}$  of 175 °C.

#### LOGIC LEVEL GATE

This range of products has logic level gates. These can be fully switched on with only 5 V gate drive, a level compatible with standard digital integrated circuits.

#### FREDFETS

This range of products has a very fast built in reverse recovery diode with properties similar to a discrete fast epitaxial rectifier. Its characteristics make the device an excellent choice for high frequency bridge leg systems such as motor control systems where the body-drain diode is forced into forward conduction.

#### RUGGEDNESS

Some of the products in this book are published with an avalanche energy rating for unclamped inductive load turn-off. These types are 100% tested in production using an unclamped inductive load test circuit.

### APPLICATIONS

Application information for PowerMOS devices and other Philips power products is published in a separate handbook.

# PowerMOS Transistors including TOPFETs and IGBTs

## Introduction

### NEW PRODUCTS

Philips Semiconductors are working intensively on bringing new products to the market in PowerMOS and related technologies. These are the new products and technologies that appear for the first time in this databook:

#### IGBTs (INSULATED GATE BIPOLAR TRANSISTORS)

These have lower on-state dissipation than ordinary Power MOSFETs with the same chip area and voltage rating. There are three families within IGBT, the first intended for motor control applications, suffix 'A'. The second range, for automotive ignition has the suffix 'IS', which is standard input voltage and a third family which has full ESD protection and a dynamic clamp, suffix 'IX' or 'IZ', intended for automotive ignition.

#### TOP FETS

TOPFETs are Temperature and Overload Protected FET's and are available in two families, 3-pin and 5-pin. Both families offer over-temperature, over-load, ESD, over-voltage and short circuit protection and are monolithic. The 5-pin family offers direct access to the Power MOSFET gate and a flag indication when overload conditions cause the TOPFET to protect. A suffix 'L' is for logic level and 'S' is for standard. For the 3-pin TOPFET, an additional suffix 'G' or 'D' is used to refer to the input resistor.

#### SOT223

The SOT223 Outline is a true SMD package and is capable of dissipating 1 W of power on conventional printed circuit boards. Both standard and logic level threshold voltage types are available in this outline.

#### NAKED CHIP DATA

Philips Semiconductors PowerMOS transistors are already available as naked chips for

mounting in hybrid applications. Data for these and other Philips power semiconductors are contained in a separate chip data handbook.

### MOS HANDLING

- The input (gate-source) must be protected against voltages at  $\pm 30$  V for power transistors. Even short-term voltages in excess of this level can destroy transistors.
- MOSFETs have to be protected against electrostatic charges. The general handling regulation for electrostatic-discharge sensitive devices (ESDs) should be observed. This sensitivity of the devices increases with decreasing chip area and the resulting smaller input capacitance  $C_{iss}$ .
- The transistors are packed in anti-static containers to protect them against electrostatic charge during shipping. When PowerMOS transistors are assembled, the same regulations should be observed as those which generally apply to MOS devices.
- In circuit design, it should be observed that the transistor is not operated with open-circuit terminals.

### RATING SYSTEMS

The rating systems described are those recommended by the International Electrotechnical Commission (IEC) in its Publication 134.

### Definitions of terms used

#### *Electronic device*

An electronic tube or valve, transistor or other semiconductor device.

#### **Note:**

This definition excludes inductors, capacitors, resistors and similar components.

# PowerMOS Transistors including TOPFETs and IGBTs

## Introduction

### *Characteristic*

A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic, or nuclear, and can be expressed as a value for state or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

### *Bogey electronic device*

An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics which are directly related to the application.

### *Rating*

A value which establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms.

### **Note:**

Limiting conditions may be either maxima or minima.

### *Rating system*

The set of principles upon which ratings are established and which determine their interpretation.

### **Note:**

The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

### **Absolute maximum rating system**

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a

specified type as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout life, no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

### **Design maximum rating system**

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

The values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout life, no design maximum value for the intended service is exceeded with a bogey device under the worst probable operating conditions with respect to supply voltage variation, variation in characteristics of all other devices in the

# PowerMOS Transistors including TOPFETs and IGBTs

## Introduction

equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

### Design centre rating system

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device in the average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in the characteristics of all electronic devices. The equipment manufacturer should design so that initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the state normal supply voltage.

### LETTER SYMBOLS FOR CURRENT, VOLTAGE, POWER AND RESISTANCE

The basic letters to be used are:

I, i = current;                      V, v = voltage;  
t = time;                              T = temperature;  
Q = charge;                          P, p = power;  
R, r = resistance;                  C = capacitance;  
L = inductance

Lowercase basic letters shall be used for the representation of instantaneous values which vary with time. In all other instances uppercase letters shall be used.

<b>Subscript(s)</b>	<b>Meaning(s)</b>
amb	ambient
(AV), (av)	average value
(BO)	breakover
(BR)	breakdown
case	case
C	controllable, collector terminal
D, d	forward off-state, non-triggered (gate voltage or current), Drain terminal
F, f	forward, fall
G, g	gate terminal
H	holding
I, i	input
J, j	junction
L	latching
M, m	peak or crest value
min	minimum
O, o	output, open circuit
(OV)	overload
P, p	pulse (on) on state
Q, q	turn-off
R, r	as first subscript: reverse, rise as second subscript: repetitive, recovery
(RMS), (rms)	RMS value
S, s	as first subscript: storage, stray, series, source switching as second subscript: non-repetitive
stg	storage
T, t	forward on-state, triggered (gate voltage or current)
th	thermal
(TO)	threshold
tot	total
W	working
Z	reference or regulator (i.e. zener)

**DEVICE DATA**  
in alphanumeric sequence

# PowerMOS transistor Logic level TOPFET

BUK100-50DL

## DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

## APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


## FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Lower operating input current permits direct drive by micro-controller
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	13.5	A
$P_D$	Total power dissipation	40	W
$T_j$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	125	mΩ
$I_{ISL}$	Input supply current $V_{IS} = 5 V$	650	μA


## FUNCTIONAL BLOCK DIAGRAM




## PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL





# PowerMOS transistor Logic level TOPFET

BUK100-50DL

## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage <sup>1</sup>	-	-	50	V
$V_{IS}$	Continuous input voltage	-	0	6	V
$I_D$	Continuous drain current	$T_{mb} \leq 25\text{ }^\circ\text{C}; V_{IS} = 5\text{ V}$	-	13.5	A
$I_{Dc}$	Continuous drain current	$T_{mb} \leq 100\text{ }^\circ\text{C}; V_{IS} = 5\text{ V}$	-	8.5	A
$I_{DRM}$	Repetitive peak on-state drain current	$T_{mb} \leq 25\text{ }^\circ\text{C}; V_{IS} = 5\text{ V}$	-	54	A
$P_D$	Total power dissipation	$T_{mb} \leq 25\text{ }^\circ\text{C}$	-	40	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Continuous junction temperature <sup>2</sup>	normal operation	-	150	$^\circ\text{C}$
$T_{solid}$	Lead temperature	during soldering	-	250	$^\circ\text{C}$

## OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{ISP}$	Protection supply voltage <sup>3</sup>	for valid protection	4	-	V
	<b>Over temperature protection</b>				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5\text{ V}$	-	50	V
	<b>Short circuit load protection<sup>4</sup></b>				
$V_{DDP(P)}$	Protected drain source supply voltage <sup>5</sup>	$V_{IS} = 5\text{ V}$	-	24	V
$P_{DSM}$	Instantaneous overload dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	0.6	kW

## OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{DROM}$	Repetitive peak clamping current	$V_{IS} = 0\text{ V}$	-	15	A
$E_{DSM}$	Non-repetitive clamping energy	$T_{mb} \leq 25\text{ }^\circ\text{C}; I_{DM} = 15\text{ A};$ $V_{DD} \leq 20\text{ V};$ inductive load	-	200	mJ
$E_{DRM}$	Repetitive clamping energy	$T_{mb} \leq 95\text{ }^\circ\text{C}; I_{DM} = 8\text{ A};$ $V_{DD} \leq 20\text{ V}; f = 250\text{ Hz}$	-	20	mJ

## ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250\text{ pF}; R = 1.5\text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(TO)}$  the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

5 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for  $P_{DSM}$ , which is always the case when  $V_{DS}$  is less than  $V_{DDP(P)}$  maximum.

# PowerMOS transistor

## Logic level TOPFET

BUK100-50DL

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	2.5	3.1	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

### STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance <sup>1</sup>	$V_{IS} = 5\text{ V}; I_{DM} = 7.5\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	85	125	m $\Omega$

### OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection <sup>2</sup> Overload threshold energy	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}; R_L = 10\text{ m}\Omega$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.2	-	J
$t_{d\ sc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$I_{D(SC)}$	Drain current <sup>3</sup>	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	25	-	A
$I_{DM(SC)}$	Peak drain current <sup>4</sup>	$V_{IS} = 5\text{ V}; V_{DD} = 13\text{ V}$	-	60	-	A
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 1\text{ A}^5$	150	-	-	$^{\circ}\text{C}$

### TRANSFER CHARACTERISTIC

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 10\text{ V}; I_{DM} = 7.5\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	5	9	-	S

1 Continuous input voltage. The specified pulse width is for the drain current.

2 Refer to OVERLOAD PROTECTION LIMITING VALUES.

3 Continuous drain-source supply voltage. Pulsed input voltage.

4 Continuous input voltage. Momentary short circuit load connection. (The higher peak current is due to the effect of capacitance Cgd).

5 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum  $I_D$  ensures this condition.

**PowerMOS transistor**  
**Logic level TOPFET**

BUK100-50DL

**INPUT CHARACTERISTICS**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}$ ; $I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{IS}$	Input supply current	normal operation;	$V_{IS} = 5\text{ V}$ 100	200	350	$\mu\text{A}$
$V_{ISR}$	Protection reset voltage <sup>1</sup>		$V_{IS} = 4\text{ V}$ -	160	270	$\mu\text{A}$
			$T_J = 25\text{ }^{\circ}\text{C}$ 2.0	2.6	3.5	V
			$T_J = 150\text{ }^{\circ}\text{C}$ 1.0	-	-	-
$I_{ISL}$	Input supply current	protection latched;	$V_{IS} = 5\text{ V}$ -	330	650	$\mu\text{A}$
$V_{(BR)IS}$	Input breakdown voltage	$I_I = 10\text{ mA}$	$V_{IS} = 3.5\text{ V}$ -	240	430	$\mu\text{A}$
			$T_J = 25\text{ }^{\circ}\text{C}$ -	6	-	-
$R_{IG}$	Input series resistance to gate of power MOSFET		$T_J = 25\text{ }^{\circ}\text{C}$ -	33	-	$\text{k}\Omega$
			$T_J = 150\text{ }^{\circ}\text{C}$ -	50	-	$\text{k}\Omega$

**SWITCHING CHARACTERISTICS**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ .  $R_I = 50\text{ }\Omega$ . Refer to waveform figure and test circuit.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{don}$	Turn-on delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 5\text{ V}$	-	8	-	$\mu\text{s}$
$t_r$	Rise time	resistive load $R_L = 4\text{ }\Omega$	-	40	-	$\mu\text{s}$
$t_{doff}$	Turn-off delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	40	-	$\mu\text{s}$
$t_f$	Fall time	resistive load $R_L = 4\text{ }\Omega$	-	35	-	$\mu\text{s}$

**REVERSE DIODE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_S$	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$ ; $V_{IS} = 0\text{ V}$	-	15	A

**REVERSE DIODE CHARACTERISTICS**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SDO}$	Forward voltage	$I_S = 15\text{ A}$ ; $V_{IS} = 0\text{ V}$ ; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	not applicable <sup>2</sup>	-	-	-	-

<sup>1</sup> The input voltage below which the overload protection circuits will be reset.





<sup>2</sup> The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor  
Logic level TOPFET

BUK100-50DL







ENVELOPE CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH



PowerMOS transistor  
Logic level TOFET

BUK100-50DL



PowerMOS transistor  
Logic level TOFET

BUK100-50DL




Fig. 12. Typical clamping characteristics, 25 °C.  
 $I_D = f(V_{DS})$ ; conditions:  $V_{IS} = 0\text{ V}$ ;  $t_p \leq 50\ \mu\text{s}$




Fig. 15. Typical reverse diode current,  $T_i = 25\text{ °C}$ .  
 $I_S = f(V_{SDS})$ ; conditions:  $V_{IS} = 0\text{ V}$ ;  $t_p = 250\ \mu\text{s}$




Fig. 13. Input threshold voltage.  
 $V_{IS(TO)} = f(T_j)$ ; conditions:  $I_D = 1\text{ mA}$ ;  $V_{DS} = 5\text{ V}$




Fig. 16. Test circuit for resistive load switching times.




Fig. 14. Typical DC input characteristics,  $T_j = 25\text{ °C}$ .  
 $I_{ISL}$  &  $I_{IS} = f(V_{IS})$ ; protection latched & normal operation








Fig. 17. Typical switching waveforms, resistive load.  
 $V_{DD} = 13\text{ V}$ ;  $R_L = 4\ \Omega$ ;  $R_1 = 50\ \Omega$ ;  $T_j = 25\text{ °C}$ .

PowerMOS transistor  
Logic level TOPFET

BUK100-50DL



# PowerMOS transistor Logic level TOPFET

**BUK100-50GL**

## DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

## APPLICATIONS

- General controller for driving
- lamps
  - motors
  - solenoids
  - heaters


## FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Low operating input current
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	13.5	A
$P_D$	Total power dissipation	40	W
$T_J$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{IS} = 5\text{ V}$	125	mΩ


## FUNCTIONAL BLOCK DIAGRAM




## PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL





# PowerMOS transistor Logic level TOPFET

BUK100-50GL

## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	Continuous off-state drain source voltage <sup>1</sup>	$V_{IS} = 0 \text{ V}$	-	50	V
$V_{IS}$	Continuous input voltage	-	0	6	V
$I_D$	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	13.5	A
$I_D$	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	8.5	A
$I_{DRM}$	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	54	A
$P_D$	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	40	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Continuous junction temperature <sup>2</sup>	normal operation	-	150	$^\circ\text{C}$
$T_{sold}$	Lead temperature	during soldering	-	250	$^\circ\text{C}$

## OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{ISP}$	Protection supply voltage <sup>3</sup>	for valid protection	4	-	V
	<b>Over temperature protection</b>				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5 \text{ V}$	-	50	V
	<b>Short circuit load protection</b>				
$V_{DDP(P)}$	Protected drain source supply voltage <sup>4</sup>	$V_{IS} = 5 \text{ V}$	-	35	V
$P_{DSM}$	Instantaneous overload dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	0.6	kW

## OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{DROM}$	Repetitive peak clamping current	$V_{IS} = 0 \text{ V}$	-	15	A
$E_{DSM}$	Non-repetitive clamping energy	$T_{mb} \leq 25 \text{ }^\circ\text{C}; I_{DM} = 15 \text{ A};$ $V_{DD} \leq 20 \text{ V};$ inductive load	-	200	mJ
$E_{DRM}$	Repetitive clamping energy	$T_{mb} \leq 95 \text{ }^\circ\text{C}; I_{DM} = 4 \text{ A};$ $V_{DD} \leq 20 \text{ V}; f = 250 \text{ Hz}$	-	20	mJ

## ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(TO)}$  the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed  $V_{DDP(P)}$  maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

**PowerMOS transistor  
Logic level TOPFET**

BUK100-50GL

**THERMAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	<b>Thermal resistance</b>					
$R_{th\ j-mb}$	Junction to mounting base	-	-	2.5	3.1	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

**STATIC CHARACTERISTICS**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{IS} = 5\text{ V}; I_{DM} = 7.5\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	85	125	m $\Omega$

**OVERLOAD PROTECTION CHARACTERISTICS**

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	<b>Short circuit load protection<sup>1</sup></b>	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}$	-	0.2	-	J
$t_{d\ sc}$	Overload threshold energy Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$T_{j(TO)}$	<b>Over temperature protection</b> Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 1\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

**INPUT CHARACTERISTICS**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{IS}$	Input supply current	$V_{IS} = 5\text{ V}; \text{normal operation}$	-	0.2	0.35	mA
$V_{ISR}$	Protection reset voltage <sup>3</sup>		2.0	2.6	3.5	V
$V_{ISR}$	Protection reset voltage	$T_j = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
$I_{ISL}$	Input supply current	$V_{IS} = 5\text{ V}; \text{protection latched}$	0.5	1.2	2.0	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	6	-	-	V
$R_{IG}$	Input series resistance	to gate of power MOSFET	-	4	-	k $\Omega$

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for  $P_{DSM}$ , which is always the case when  $V_{DS}$  is less than  $V_{DSP}$  maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum  $I_D$  ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

**PowerMOS transistor  
Logic level TOPFET**
**BUK100-50GL**
**TRANSFER CHARACTERISTICS**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 10\text{ V}$ ; $I_{DM} = 7.5\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$ ; $\delta \leq 0.01$	5	9	-	S
$I_{D(SC)}$	Drain current <sup>1</sup>	$V_{DS} = 13\text{ V}$ ; $V_{IS} = 5\text{ V}$	-	25	-	A

**SWITCHING CHARACTERISTICS**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ .  $R_l = 50\text{ }\Omega$ . Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 5\text{ V}$	-	1.5	-	$\mu\text{s}$
$t_r$	Rise time	resistive load $R_L = 4\text{ }\Omega$	-	8	-	$\mu\text{s}$
$t_{d\text{ off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	6	-	$\mu\text{s}$
$t_f$	Fall time	resistive load $R_L = 4\text{ }\Omega$	-	4.5	-	$\mu\text{s}$
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 5\text{ V}$	-	1.5	-	$\mu\text{s}$
$t_r$	Rise time	inductive load $I_{DM} = 3\text{ A}$	-	1	-	$\mu\text{s}$
$t_{d\text{ off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	10	-	$\mu\text{s}$
$t_f$	Fall time	inductive load $I_{DM} = 3\text{ A}$	-	0.5	-	$\mu\text{s}$

**REVERSE DIODE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_S$	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$ ; $V_{IS} = 0\text{ V}$	-	13.5	A

**REVERSE DIODE CHARACTERISTICS**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SDS}$	Forward voltage	$I_S = 15\text{ A}$ ; $V_{IS} = 0\text{ V}$ ; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	not applicable <sup>2</sup>	-	-	-	-

**ENVELOPE CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

<sup>1</sup> During overload before short circuit load protection operates.

<sup>2</sup> The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor  
Logic level TOPFET

BUK100-50GL




Fig. 2. Normalised limiting power dissipation.  
 $P_D\% = 100 \cdot P_D / P_D(25^\circ\text{C}) = f(T_{mb})$




Fig. 5. Transient thermal impedance.  
 $Z_{th\ j-mb} = f(t)$ ; parameter  $D = t_p / T$




Fig. 3. Normalised continuous drain current.  
 $I_D\% = 100 \cdot I_D / I_D(25^\circ\text{C}) = f(T_{mb})$ ; conditions:  $V_{IS} = 5\text{ V}$




Fig. 6. Typical output characteristics,  $T_j = 25^\circ\text{C}$ .  
 $I_D = f(V_{DS})$ ; parameter  $V_{IS}$ ;  $t_p = 250\ \mu\text{s}$  &  $t_p < t_{dsc}$




Fig. 4. Safe operating area.  $T_{mb} = 25^\circ\text{C}$   
 $I_D$  &  $I_{DM} = f(V_{DS})$ ;  $I_{DM}$  single pulse; parameter  $t_p$










Fig. 7. Typical on-state characteristics,  $T_j = 25^\circ\text{C}$ .  
 $I_D = f(V_{DS})$ ; parameter  $V_{IS}$ ;  $t_p = 250\ \mu\text{s}$







PowerMOS transistor  
Logic level TOPFET

BUK100-50GL









PowerMOS transistor  
Logic level TOPFET

BUK100-50GL








PowerMOS transistor  
Logic level TOPFET

BUK100-50GL



PowerMOS transistor  
Logic level TOPFET

BUK100-50GL





# PowerMOS transistor TOPFET

**BUK100-50GS**

## DESCRIPTION

Monolithic temperature and overload protected power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

## APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


## FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 10 V input level
- Low threshold voltage also allows 5 V control
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	15	A
$P_D$	Total power dissipation	40	W
$T_j$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{IS} = 10\text{ V}$	100	mΩ


## FUNCTIONAL BLOCK DIAGRAM




## PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



# PowerMOS transistor TOFET

BUK100-50GS

## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	Continuous off-state drain source voltage <sup>1</sup>	$V_{IS} = 0 \text{ V}$	-	50	V
$V_{IS}$	Continuous input voltage	-	0	11	V
$I_D$	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	15	A
$I_D$	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	9.5	A
$I_{DRM}$	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	60	A
$P_D$	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	40	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Continuous junction temperature <sup>2</sup>	normal operation	-	150	$^\circ\text{C}$
$T_{sold}$	Lead temperature	during soldering	-	250	$^\circ\text{C}$

## OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{ISP}$	Protection supply voltage <sup>3</sup>	for valid protection	5	-	V
	<b>Over temperature protection</b>				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 10 \text{ V}$	-	50	V
	<b>Short circuit load protection</b>				
$V_{DDP(P)}$	Protected drain source supply voltage <sup>4</sup>	$V_{IS} = 10 \text{ V}$	-	20	V
		$V_{IS} = 5 \text{ V}$	-	35	V
$P_{DSM}$	Instantaneous overload dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	0.6	kW

## OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{DROM}$	Repetitive peak clamping current	$V_{IS} = 0 \text{ V}$	-	15	A
$E_{DSM}$	Non-repetitive clamping energy	$T_{mb} \leq 25 \text{ }^\circ\text{C}; I_{DM} = 15 \text{ A};$ $V_{DD} \leq 20 \text{ V};$ inductive load	-	200	mJ
$E_{DRM}$	Repetitive clamping energy	$T_{mb} \leq 95 \text{ }^\circ\text{C}; I_{DM} = 4 \text{ A};$ $V_{DD} \leq 20 \text{ V}; f = 250 \text{ Hz}$	-	20	mJ

## ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(TO)}$  the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed  $V_{DDP(P)}$  maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor  
TOPFET

BUK100-50GS

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	2.5	3.1	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 7.5\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	65	100	$\text{m}\Omega$
		$V_{IS} = 10\text{ V}$ $V_{IS} = 5\text{ V}$	-	85	125	$\text{m}\Omega$

## OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$ $t_{d\ sc}$	Short circuit load protection <sup>1</sup> Overload threshold energy Response time	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}$	-	0.2	-	J
		$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$ $V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	0.8	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 10\text{ V}; \text{from } I_D \geq 1\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

## INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{IS}$	Input supply current	$V_{IS} = 10\text{ V}; \text{normal operation}$	-	0.4	1.0	mA
$V_{ISR}$	Protection reset voltage <sup>3</sup>		2.0	2.6	3.5	V
$V_{ISR}$	Protection reset voltage	$T_j = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
$I_{ISL}$	Input supply current	$V_{IS} = 10\text{ V}; \text{protection latched}$	1.0	2.5	5.0	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	11	13	-	V
$R_{iO}$	Input series resistance	to gate of power MOSFET	-	4	-	k $\Omega$

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for  $P_{DSM}$ , which is always the case when  $V_{DS}$  is less than  $V_{DSF}$  maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum  $I_D$  ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

# PowerMOS transistor TOPFET

## BUK100-50GS

### TRANSFER CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 10\text{ V}$ ; $I_{DM} = 7.5\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$ ; $\delta \leq 0.01$	5	9	-	S
$I_{D(SC)}$	Drain current <sup>1</sup>	$V_{DS} = 13\text{ V}$ ; $V_{IS} = 10\text{ V}$	-	40	-	A

### SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ .  $R_l = 50\text{ }\Omega$ . Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 10\text{ V}$	-	1	-	$\mu\text{s}$
$t_r$	Rise time	resistive load $R_L = 4\text{ }\Omega$	-	4	-	$\mu\text{s}$
$t_{d\text{off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	10	-	$\mu\text{s}$
$t_f$	Fall time	resistive load $R_L = 4\text{ }\Omega$	-	5	-	$\mu\text{s}$
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 10\text{ V}$	-	1	-	$\mu\text{s}$
$t_r$	Rise time	inductive load $I_{DM} = 3\text{ A}$	-	0.5	-	$\mu\text{s}$
$t_{d\text{off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	15	-	$\mu\text{s}$
$t_f$	Fall time	inductive load $I_{DM} = 3\text{ A}$	-	0.5	-	$\mu\text{s}$

### REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_S$	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$ ; $V_{IS} = 0\text{ V}$	-	15	A

### REVERSE DIODE CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SDS}$	Forward voltage	$I_S = 15\text{ A}$ ; $V_{IS} = 0\text{ V}$ ; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	not applicable <sup>2</sup>	-	-	-	-

### ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

1 During overload before short circuit load protection operates.

2 The reverse diode of this type is not intended for applications requiring fast reverse recovery.







PowerMOS transistor  
TOFPET

BUK100-50GS



PowerMOS transistor  
TOFET

BUK100-50GS



PowerMOS transistor  
TOFFET

BUK100-50GS




Fig. 14. Typical overload protection characteristics. Conditions:  $V_{DD} = 13\text{ V}$ ;  $V_{IS} = 10\text{ V}$ ; SC load =  $30\text{ m}\Omega$ .




Fig. 17. Typical DC input characteristics,  $T_j = 25\text{ }^\circ\text{C}$ .  $I_{IS} = f(V_{IS})$ ; normal operation




Fig. 15. Typical clamping characteristics,  $25\text{ }^\circ\text{C}$ .  $I_D = f(V_{DS})$ ; conditions:  $V_{IS} = 0\text{ V}$ ;  $t_p \leq 50\text{ }\mu\text{s}$




Fig. 18. Typical DC input characteristics,  $T_j = 25\text{ }^\circ\text{C}$ .  $I_{ISL} = f(V_{IS})$ ; overload protection operated  $\Rightarrow I_D = 0\text{ A}$




Fig. 16. Input threshold voltage.  $V_{IS(TO)} = f(T_j)$ ; conditions:  $I_D = 1\text{ mA}$ ;  $V_{DS} = 5\text{ V}$










Fig. 19. Typical reverse diode current,  $T_j = 25\text{ }^\circ\text{C}$ .  $I_S = f(V_{SDS})$ ; conditions:  $V_{IS} = 0\text{ V}$ ;  $t_p = 250\text{ }\mu\text{s}$

PowerMOS transistor  
TOPFET







BUK100-50GS





PowerMOS transistor  
TOFFET

BUK100-50GS



# PowerMOS transistor Logic level TOPFET

**BUK101-50DL**

## DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

## APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


## FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Lower operating input current permits direct drive by micro-controller
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	26	A
$P_D$	Total power dissipation	75	W
$T_J$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	60	mΩ
$I_{ISL}$	Input supply current $V_{IS} = 5\text{ V}$	650	μA


## FUNCTIONAL BLOCK DIAGRAM




## PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



# PowerMOS transistor

## Logic level TOPFET

BUK101-50DL

### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage <sup>1</sup>	-	-	50	V
$V_{IS}$	Continuous input voltage	-	0	6	V
$I_D$	Continuous drain current	$T_{mb} \leq 25\text{ }^\circ\text{C}; V_{IS} = 5\text{ V}$	-	26	A
$I_D$	Continuous drain current	$T_{mb} \leq 100\text{ }^\circ\text{C}; V_{IS} = 5\text{ V}$	-	16	A
$I_{DRM}$	Repetitive peak on-state drain current	$T_{mb} \leq 25\text{ }^\circ\text{C}; V_{IS} = 5\text{ V}$	-	100	A
$P_D$	Total power dissipation	$T_{mb} \leq 25\text{ }^\circ\text{C}$	-	75	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Continuous junction temperature <sup>2</sup>	normal operation	-	150	$^\circ\text{C}$
$T_{sold}$	Lead temperature	during soldering	-	250	$^\circ\text{C}$

### OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{ISP}$	Protection supply voltage <sup>3</sup>	for valid protection	4	-	V
$V_{DDP(T)}$	<b>Over temperature protection</b> Protected drain source supply voltage	$V_{IS} = 5\text{ V}$	-	50	V
$V_{DDP(P)}$ $P_{DSM}$	<b>Short circuit load protection<sup>4</sup></b> Protected drain source supply voltage <sup>5</sup> Instantaneous overload dissipation	$V_{IS} = 5\text{ V}$ $T_{mb} = 25\text{ }^\circ\text{C}$	-	20 1.3	V kW

### OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{DROM}$	Repetitive peak clamping current	$V_{IS} = 0\text{ V}$	-	26	A
$E_{DSM}$	Non-repetitive clamping energy	$T_{mb} \leq 25\text{ }^\circ\text{C}; I_{DM} = 26\text{ A};$ $V_{DD} \leq 20\text{ V};$ inductive load	-	625	mJ
$E_{DRM}$	Repetitive clamping energy	$T_{mb} \leq 95\text{ }^\circ\text{C}; I_{DM} = 8\text{ A};$ $V_{DD} \leq 20\text{ V}; f = 250\text{ Hz}$	-	40	mJ

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250\text{ pF}; R = 1.5\text{ k}\Omega$	-	2	kV

<sup>1</sup> Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

<sup>2</sup> A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(TO)}$  the over temperature trip operates to protect the switch.

<sup>3</sup> The input voltage for which the overload protection circuits are functional.

<sup>4</sup> For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

<sup>5</sup> The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for  $P_{DSM}$ , which is always the case when  $V_{DS}$  is less than  $V_{DDP(P)}$  maximum.

# PowerMOS transistor

## Logic level TOPFET

BUK101-50DL

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{thj-mb}$	Thermal resistance Junction to mounting base	-	-	1.3	1.67	K/W
$R_{thj-a}$	Junction to ambient	in free air	-	60	-	K/W

### STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance <sup>1</sup>	$V_{IS} = 5\text{ V}; I_{DM} = 13\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	45	60	m $\Omega$

### OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection <sup>2</sup> Overload threshold energy	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}; R_L = 10\text{ m}\Omega$	-	0.4	-	J
$t_{dsc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$I_{D(SC)}$	Drain current <sup>3</sup>	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	45	-	A
$I_{DM(SC)}$	Peak drain current <sup>4</sup>	$V_{IS} = 5\text{ V}; V_{DD} = 13\text{ V}$	-	105	-	A
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 1\text{ A}^5$	150	-	-	$^{\circ}\text{C}$

### TRANSFER CHARACTERISTIC

$T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 10\text{ V}; I_{DM} = 13\text{ A } t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	10	16	-	S

1 Continuous input voltage. The specified pulse width is for the drain current.

2 Refer to OVERLOAD PROTECTION LIMITING VALUES.

3 Continuous drain-source supply voltage. Pulsed input voltage.

4 Continuous input voltage. Momentary short circuit load connection. (The higher peak current is due to the effect of capacitance  $C_{gd}$ ).

5 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum  $I_D$  ensures this condition.

# PowerMOS transistor Logic level TOPFET

BUK101-50DL

## INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{IS}$	Input supply current	normal operation;	$V_{IS} = 5\text{ V}$ 100	200	350	$\mu\text{A}$
$V_{ISR}$	Protection reset voltage <sup>1</sup>		$V_{IS} = 4\text{ V}$ -	160	270	$\mu\text{A}$
			$T_j = 25\text{ }^{\circ}\text{C}$ 2.0	2.6	3.5	V
			$T_j = 150\text{ }^{\circ}\text{C}$ 1.0	-	-	-
$I_{ISL}$	Input supply current	protection latched;	$V_{IS} = 5\text{ V}$ -	330	650	$\mu\text{A}$
			$V_{IS} = 3.5\text{ V}$ -	240	430	$\mu\text{A}$
$V_{(BR)IS}$	Input breakdown voltage	$I_l = 10\text{ mA}$	6	-	-	V
$R_{IG}$	Input series resistance to gate of power MOSFET		$T_j = 25\text{ }^{\circ}\text{C}$ -	33	-	$\text{k}\Omega$
			$T_j = 150\text{ }^{\circ}\text{C}$ -	50	-	$\text{k}\Omega$

## SWITCHING CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ .  $R_l = 50\text{ }\Omega$ . Refer to waveform figure and test circuit.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{don}$	Turn-on delay time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	17	-	$\mu\text{s}$
$t_r$	Rise time	resistive load $R_L = 2.1\text{ }\Omega$	-	75	-	$\mu\text{s}$
$t_{doff}$	Turn-off delay time	$V_{DD} = 13\text{ V}; V_{IS} = 0\text{ V}$	-	60	-	$\mu\text{s}$
$t_f$	Fall time	resistive load $R_L = 2.1\text{ }\Omega$	-	70	-	$\mu\text{s}$

## REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_S$	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}; V_{IS} = 0\text{ V}$	-	26	A

## REVERSE DIODE CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SDO}$	Forward voltage	$I_S = 26\text{ A}; V_{IS} = 0\text{ V}; t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	not applicable <sup>2</sup>	-	-	-	-

<sup>1</sup> The input voltage below which the overload protection circuits will be reset.





<sup>2</sup> The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor  
Logic level TOPFET

BUK101-50DL







ENVELOPE CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH









PowerMOS transistor  
Logic level TOPFET

BUK101-50DL



PowerMOS transistor  
Logic level TOPFET





BUK101-50DL





PowerMOS transistor  
Logic level TOPFET

BUK101-50DL



# PowerMOS transistor Logic level TOPFET

BUK101-50GL

## DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

## APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters

## FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Low operating input current
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	26	A
$P_D$	Total power dissipation	75	W
$T_J$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{IS} = 5\text{ V}$	60	mΩ

## FUNCTIONAL BLOCK DIAGRAM





Fig.1. Elements of the TOPFET.


## PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



# PowerMOS transistor

## Logic level TOPFET

BUK101-50GL

### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	Continuous off-state drain source voltage	$V_{IS} = 0\text{ V}$	-	50	V
$V_{IS}$	Continuous input voltage	-	0	6	V
$I_D$	Continuous drain current	$T_{mb} \leq 25\text{ }^\circ\text{C}; V_{IS} = 5\text{ V}$	-	26	A
$I_D$	Continuous drain current	$T_{mb} \leq 100\text{ }^\circ\text{C}; V_{IS} = 5\text{ V}$	-	16	A
$I_{DRM}$	Repetitive peak on-state drain current	$T_{mb} \leq 25\text{ }^\circ\text{C}; V_{IS} = 5\text{ V}$	-	100	A
$P_D$	Total power dissipation	$T_{mb} \leq 25\text{ }^\circ\text{C}$	-	75	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Continuous junction temperature <sup>1</sup>	normal operation	-	150	$^\circ\text{C}$
$T_{solid}$	Lead temperature	during soldering	-	250	$^\circ\text{C}$

### OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{ISP}$	Protection supply voltage <sup>2</sup>	for valid protection	4	-	V
	<b>Over temperature protection</b>				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5\text{ V}$	-	50	V
	<b>Short circuit load protection</b>				
$V_{DDP(P)}$	Protected drain source supply voltage <sup>3</sup>	$V_{IS} = 5\text{ V}$	-	35	V
$P_{DSM}$	Instantaneous overload dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	1.3	kW

### OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{DROM}$	Repetitive peak clamping current	$V_{IS} = 0\text{ V}$	-	26	A
$E_{DSM}$	Non-repetitive clamping energy	$T_{mb} \leq 25\text{ }^\circ\text{C}; I_{DM} = 26\text{ A};$ $V_{DD} \leq 20\text{ V};$ inductive load	-	625	mJ
$E_{DRM}$	Repetitive clamping energy	$T_{mb} \leq 95\text{ }^\circ\text{C}; I_{DM} = 8\text{ A};$ $V_{DD} \leq 20\text{ V}; f = 250\text{ Hz}$	-	40	mJ

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250\text{ pF}; R = 1.5\text{ k}\Omega$	-	2	kV

1 A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(RO)}$  the over temperature trip operates to protect the switch.

2 The input voltage for which the overload protection circuits are functional.

3 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed  $V_{DDP(P)}$  maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

# PowerMOS transistor

## Logic level TOPFET

BUK101-50GL

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th(j-mb)}$	Thermal resistance Junction to mounting base	-	-	1.3	1.67	K/W
$R_{th(j-a)}$	Junction to ambient	in free air	-	60	-	K/W

### STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{IS} = 5\text{ V}; I_{DM} = 13\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	45	60	m $\Omega$

### OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection <sup>1</sup> Overload threshold energy	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.4	-	J
$t_{dsc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 1\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

### INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{IS}$	Input supply current	$V_{IS} = 5\text{ V}; \text{normal operation}$	-	0.2	0.35	mA
$V_{ISR}$	Protection reset voltage <sup>3</sup>		2.0	2.6	3.5	V
$V_{ISR}$	Protection reset voltage	$T_j = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
$I_{ISL}$	Input supply current	$V_{IS} = 5\text{ V}; \text{protection latched}$	0.5	1.2	2.0	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	6	7	-	V
$R_{IG}$	Input series resistance	to gate of power MOSFET	-	4	-	k $\Omega$

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for  $P_{DSM}$ , which is always the case when  $V_{DS}$  is less than  $V_{DSP}$  maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum  $I_D$  ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

**PowerMOS transistor  
Logic level TOPFET**

BUK101-50GL

**TRANSFER CHARACTERISTICS** $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 10\text{ V}$ ; $I_{DM} = 13\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$ ; $\delta \leq 0.01$	10	16	-	S
$I_{D(SC)}$	Drain current <sup>1</sup>	$V_{DS} = 13\text{ V}$ ; $V_{IS} = 5\text{ V}$	-	40	-	A

**SWITCHING CHARACTERISTICS** $T_{mb} = 25\text{ }^{\circ}\text{C}$ .  $R_L = 50\text{ }\Omega$ . Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{don}$	Turn-on delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 5\text{ V}$	-	2.5	-	$\mu\text{s}$
$t_r$	Rise time	resistive load $R_L = 2.1\text{ }\Omega$	-	15	-	$\mu\text{s}$
$t_{doff}$	Turn-off delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	10	-	$\mu\text{s}$
$t_f$	Fall time	resistive load $R_L = 2.1\text{ }\Omega$	-	7	-	$\mu\text{s}$
$t_{don}$	Turn-on delay time	$V_{DD} = 10\text{ V}$ ; $V_{IS} = 5\text{ V}$	-	2	-	$\mu\text{s}$
$t_r$	Rise time	inductive load $I_{DM} = 6\text{ A}$	-	4	-	$\mu\text{s}$
$t_{doff}$	Turn-off delay time	$V_{DD} = 10\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	15	-	$\mu\text{s}$
$t_f$	Fall time	inductive load $I_{DM} = 6\text{ A}$	-	1	-	$\mu\text{s}$

**REVERSE DIODE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_S$	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$	-	26	A

**REVERSE DIODE CHARACTERISTICS** $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SDS}$	Forward voltage	$I_S = 26\text{ A}$ ; $V_{IS} = 0\text{ V}$ ; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	not applicable <sup>2</sup>	-	-	-	-

**ENVELOPE CHARACTERISTICS**







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

<sup>1</sup> During overload before short circuit load protection operates.

<sup>2</sup> The reverse diode of this type is not intended for applications requiring fast reverse recovery.







PowerMOS transistor  
Logic level TOFET

BUK101-50GL









PowerMOS transistor  
Logic level TOPFET

BUK101-50GL



PowerMOS transistor  
Logic level TOPFET







BUK101-50GL










PowerMOS transistor  
Logic level TOPFET

BUK101-50GL



PowerMOS transistor  
Logic level TOPFET

BUK101-50GL



# PowerMOS transistor TOPFET

**BUK101-50GS**

## DESCRIPTION

Monolithic temperature and overload protected power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

## APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


## FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 10 V input level
- Low threshold voltage also allows 5 V control
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	29	A
$P_D$	Total power dissipation	75	W
$T_J$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{IS} = 10\text{ V}$	50	mΩ


## FUNCTIONAL BLOCK DIAGRAM




## PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



# PowerMOS transistor TOPFET

BUK101-50GS

## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	Continuous off-state drain source voltage <sup>1</sup>	$V_{IS} = 0\text{ V}$	-	50	V
$V_{IS}$	Continuous input voltage	-	0	11	V
$I_D$	Continuous drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 10\text{ V}$	-	29	A
$I_D$	Continuous drain current	$T_{mb} \leq 100\text{ °C}; V_{IS} = 10\text{ V}$	-	18	A
$I_{DRM}$	Repetitive peak on-state drain current	$T_{mb} \leq 25\text{ °C}; V_{IS} = 10\text{ V}$	-	120	A
$P_D$	Total power dissipation	$T_{mb} \leq 25\text{ °C}$	-	75	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Continuous junction temperature <sup>2</sup>	normal operation	-	150	°C
$T_{sold}$	Lead temperature	during soldering	-	250	°C

## OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{ISP}$	Protection supply voltage <sup>3</sup>	for valid protection	5	-	V
	<b>Over temperature protection</b>				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 10\text{ V}$	-	50	V
	<b>Short circuit load protection</b>				
$V_{DDP(P)}$	Protected drain source supply voltage <sup>4</sup>	$V_{IS} = 10\text{ V}$	-	20	V
		$V_{IS} = 5\text{ V}$	-	35	V
$P_{DSM}$	Instantaneous overload dissipation	$T_{mb} = 25\text{ °C}$	-	1.3	kW

## OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{DROM}$	Repetitive peak clamping current	$V_{IS} = 0\text{ V}$	-	29	A
$E_{DSM}$	Non-repetitive clamping energy	$T_{mb} \leq 25\text{ °C}; I_{DM} = 27\text{ A};$ $V_{DD} \leq 20\text{ V};$ inductive load	-	625	mJ
$E_{DRM}$	Repetitive clamping energy	$T_{mb} \leq 95\text{ °C}; I_{DM} = 8\text{ A};$ $V_{DD} \leq 20\text{ V}; f = 250\text{ Hz}$	-	40	mJ

## ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250\text{ pF}; R = 1.5\text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(TO)}$  the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed  $V_{DDP(P)}$  maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

# PowerMOS transistor TOPFET

BUK101-50GS

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	1.3	1.67	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\ \mu\text{s}; \delta \leq 0.01$	-	-	70	V
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ °C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 13\text{ A}; t_p \leq 300\ \mu\text{s}; \delta \leq 0.01$	-	35	50	$\text{m}\Omega$
		$V_{IS} = 10\text{ V}; V_{IS} = 5\text{ V}$	-	45	60	$\text{m}\Omega$

## OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection <sup>1</sup>	$T_{mb} = 25\text{ °C}; L \leq 10\ \mu\text{H}$	-	0.4	-	J
	Overload threshold energy	$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	0.8	-	J
$t_{d\ sc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	-	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 10\text{ V}; \text{from } I_D \geq 1\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

## INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{IS}$	Input supply current	$V_{IS} = 10\text{ V}; \text{normal operation}$	-	0.4	1.0	$\text{mA}$
$V_{ISR}$	Protection reset voltage <sup>3</sup>		2.0	2.6	3.5	V
$V_{ISR}$	Protection reset voltage	$T_j = 150\text{ °C}$	1.0	-	-	
$I_{ISL}$	Input supply current	$V_{IS} = 10\text{ V}; \text{protection latched}$	1.0	2.5	4.0	$\text{mA}$
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	11	13	-	V
$R_{IG}$	Input series resistance	to gate of power MOSFET	-	4	-	$\text{k}\Omega$

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for  $P_{DSM}$ , which is always the case when  $V_{DS}$  is less than  $V_{DSS}$  maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum  $I_D$  ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

PowerMOS transistor  
TOFET

BUK101-50GS

## TRANSFER CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 10\text{ V}$ ; $I_{DM} = 13\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$ ; $\delta \leq 0.01$	10	16	-	S
$I_{D(SC)}$	Drain current <sup>1</sup>	$V_{DS} = 13\text{ V}$ ; $V_{IS} = 10\text{ V}$	-	80	-	A

## SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ .  $R_l = 50\text{ }\Omega$ . Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 10\text{ V}$	-	1.5	-	$\mu\text{s}$
$t_r$	Rise time	resistive load $R_L = 2.1\text{ }\Omega$	-	6	-	$\mu\text{s}$
$t_{d\text{ off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	18	-	$\mu\text{s}$
$t_f$	Fall time	resistive load $R_L = 2.1\text{ }\Omega$	-	9	-	$\mu\text{s}$
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 10\text{ V}$ ; $V_{IS} = 10\text{ V}$	-	2	-	$\mu\text{s}$
$t_r$	Rise time	inductive load $I_{DM} = 6\text{ A}$	-	1	-	$\mu\text{s}$
$t_{d\text{ off}}$	Turn-off delay time	$V_{DD} = 10\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	22	-	$\mu\text{s}$
$t_f$	Fall time	inductive load $I_{DM} = 6\text{ A}$	-	1	-	$\mu\text{s}$

## REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_S$	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$ ; $V_{IS} = 0\text{ V}$	-	29	A

## REVERSE DIODE CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SDS}$	Forward voltage	$I_S = 29\text{ A}$ ; $V_{IS} = 0\text{ V}$ ; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	not applicable <sup>2</sup>	-	-	-	-

## ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

1 During overload before short circuit load protection operates.

2 The reverse diode of this type is not intended for applications requiring fast reverse recovery.







PowerMOS transistor  
TOFFET

BUK101-50GS



PowerMOS transistor  
TOFFET

BUK101-50GS





PowerMOS transistor  
TOPFET

BUK101-50GS




Fig. 14. Typical overload protection characteristics. Conditions:  $V_{OD} = 13 \text{ V}$ ;  $V_{IS} = 10 \text{ V}$ ; SC load =  $30 \text{ m}\Omega$ .




Fig. 17. Typical DC input characteristics,  $T_j = 25 \text{ }^\circ\text{C}$ .  $I_{IS} = f(V_{IS})$ ; normal operation




Fig. 15. Typical clamping characteristics,  $25 \text{ }^\circ\text{C}$ .  $I_D = f(V_{DS})$ ; conditions:  $V_{IS} = 0 \text{ V}$ ;  $t_p \leq 50 \text{ }\mu\text{s}$




Fig. 18. Typical DC input characteristics,  $T_j = 25 \text{ }^\circ\text{C}$ .  $I_{ISL} = f(V_{IS})$ ; overload protection operated  $\Rightarrow I_D = 0 \text{ A}$




Fig. 16. Input threshold voltage.  $V_{IS(TO)} = f(T_j)$ ; conditions:  $I_D = 1 \text{ mA}$ ;  $V_{DS} = 5 \text{ V}$










Fig. 19. Typical reverse diode current,  $T_j = 25 \text{ }^\circ\text{C}$ .  $I_S = f(V_{SDS})$ ; conditions:  $V_{IS} = 0 \text{ V}$ ;  $t_p = 250 \text{ }\mu\text{s}$







PowerMOS transistor  
TOPFET

BUK101-50GS



PowerMOS transistor  
TOPFET

BUK101-50GS



# PowerMOS transistor Logic level TOPFET

BUK102-50DL

## DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

## APPLICATIONS

- General controller for driving
- lamps
  - motors
  - solenoids
  - heaters

## FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Lower operating input current permits direct drive by micro-controller
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	45	A
$P_D$	Total power dissipation	125	W
$T_J$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	35	mΩ
$I_{ISL}$	Input supply current $V_{IS} = 5\text{ V}$	650	μA

## FUNCTIONAL BLOCK DIAGRAM





Fig.1. Elements of the TOPFET.


## PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



# PowerMOS transistor

## Logic level TOPFET

BUK102-50DL

### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage <sup>1</sup>	-	-	50	V
$V_{IS}$	Continuous input voltage	-	0	6	V
$I_D$	Continuous drain current	$T_{mb} \leq 25\text{ }^\circ\text{C}$ ; $V_{IS} = 5\text{ V}$	-	45	A
$I_D$	Continuous drain current	$T_{mb} \leq 100\text{ }^\circ\text{C}$ ; $V_{IS} = 5\text{ V}$	-	28	A
$I_{DRM}$	Repetitive peak on-state drain current	$T_{mb} \leq 25\text{ }^\circ\text{C}$ ; $V_{IS} = 5\text{ V}$	-	180	A
$P_D$	Total power dissipation	$T_{mb} \leq 25\text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Continuous junction temperature <sup>2</sup>	normal operation	-	150	$^\circ\text{C}$
$T_{sold}$	Lead temperature	during soldering	-	250	$^\circ\text{C}$

### OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{ISP}$	Protection supply voltage <sup>3</sup>	for valid protection	4	-	V
	<b>Over temperature protection</b>				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 5\text{ V}$	-	50	V
	<b>Short circuit load protection<sup>4</sup></b>				
$V_{DDP(P)}$	Protected drain source supply voltage <sup>5</sup>	$V_{IS} = 5\text{ V}$	-	16	V
$P_{DSM}$	Instantaneous overload dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	2.1	kW

### OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{DROM}$	Repetitive peak clamping current	$V_{IS} = 0\text{ V}$	-	45	A
$E_{DSM}$	Non-repetitive clamping energy	$T_{mb} \leq 25\text{ }^\circ\text{C}$ ; $I_{DM} = 25\text{ A}$ ; $V_{DD} \leq 20\text{ V}$ ; inductive load	-	1	J
$E_{DRM}$	Repetitive clamping energy	$T_{mb} \leq 85\text{ }^\circ\text{C}$ ; $I_{DM} = 16\text{ A}$ ; $V_{DD} \leq 20\text{ V}$ ; $f = 250\text{ Hz}$	-	80	mJ

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250\text{ pF}$ ; $R = 1.5\text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(OT)}$  the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

5 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for  $P_{DSM}$ , which is always the case when  $V_{DS}$  is less than  $V_{DDP(P)}$  maximum.

**PowerMOS transistor  
Logic level TOPFET**

BUK102-50DL

**THERMAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	<b>Thermal resistance</b>					
$R_{thj-mb}$	Junction to mounting base	-	-	0.8	1	K/W
$R_{thj-a}$	Junction to ambient	in free air	-	60	-	K/W

**STATIC CHARACTERISTICS**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 4\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance <sup>1</sup>	$V_{IS} = 5\text{ V}; I_{DM} = 25\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	30	35	m $\Omega$

**OVERLOAD PROTECTION CHARACTERISTICS**

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	<b>Short circuit load protection<sup>2</sup></b> Overload threshold energy	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}; R_L = 10\text{ m}\Omega$	-	1.1	-	J
$t_{dsc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$I_{D(SC)}$	Drain current <sup>3</sup>	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	75	-	A
$I_{DM(SC)}$	Peak drain current <sup>4</sup>	$V_{IS} = 5\text{ V}; V_{DD} = 13\text{ V}$	-	200	-	A
$T_{j(TO)}$	<b>Over temperature protection</b> Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 2\text{ A}^5$	150	-	-	$^{\circ}\text{C}$

**TRANSFER CHARACTERISTIC**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 10\text{ V}; I_{DM} = 25\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	17	28	-	S

1 Continuous input voltage. The specified pulse width is for the drain current.

2 Refer to OVERLOAD PROTECTION LIMITING VALUES.

3 Continuous drain-source supply voltage. Pulsed input voltage.

 4 Continuous input voltage. Momentary short circuit load connection. (The higher peak current is due to the effect of capacitance  $C_{gd}$ .)

 5 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum  $I_D$  ensures this condition.

# PowerMOS transistor

## Logic level TOPFET

BUK102-50DL

### INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}$ ; $I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{IS}$	Input supply current	normal operation; $V_{IS} = 5\text{ V}$	100	200	350	$\mu\text{A}$
		$V_{IS} = 4\text{ V}$	-	160	270	$\mu\text{A}$
$V_{ISR}$	Protection reset voltage <sup>1</sup>	$T_j = 25\text{ }^{\circ}\text{C}$	2.0	2.6	3.5	V
		$T_j = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
$I_{ISL}$	Input supply current	protection latched; $V_{IS} = 5\text{ V}$	-	330	650	$\mu\text{A}$
		$V_{IS} = 3.5\text{ V}$	-	240	430	$\mu\text{A}$
$V_{(BR)IS}$	Input breakdown voltage	$I_i = 10\text{ mA}$	6	-	-	V
$R_{IG}$	Input series resistance to gate of power MOSFET	$T_j = 25\text{ }^{\circ}\text{C}$	-	33	-	$\text{k}\Omega$
		$T_j = 150\text{ }^{\circ}\text{C}$	-	50	-	$\text{k}\Omega$

### SWITCHING CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ .  $R_i = 50\text{ }\Omega$ . Refer to waveform figure and test circuit.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{don}$	Turn-on delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 5\text{ V}$	-	30	-	$\mu\text{s}$
$t_r$	Rise time	resistive load $R_L = 2.1\text{ }\Omega$	-	150	-	$\mu\text{s}$
$t_{doff}$	Turn-off delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	120	-	$\mu\text{s}$
$t_f$	Fall time	resistive load $R_L = 2.1\text{ }\Omega$	-	120	-	$\mu\text{s}$

### REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_S$	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$ ; $V_{IS} = 0\text{ V}$	-	45	A

### REVERSE DIODE CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SDO}$	Forward voltage	$I_S = 45\text{ A}$ ; $V_{IS} = 0\text{ V}$ ; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	not applicable <sup>2</sup>	-	-	-	-

<sup>1</sup> The input voltage below which the overload protection circuits will be reset.





<sup>2</sup> The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor  
Logic level TOPFET

BUK102-50DL

ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH





PowerMOS transistor  
Logic level TOPFET

BUK102-50DL



PowerMOS transistor  
Logic level TOPFET

BUK102-50DL




Fig. 12. Typical clamping characteristics, 25 °C.  
 $I_D = f(V_{DS})$ ; conditions:  $V_{IS} = 0\text{ V}$ ;  $t_p \leq 50\ \mu\text{s}$




Fig. 15. Typical reverse diode current,  $T_j = 25\text{ °C}$ .  
 $I_S = f(V_{SDS})$ ; conditions:  $V_{IS} = 0\text{ V}$ ;  $t_p = 250\ \mu\text{s}$




Fig. 13. Input threshold voltage.  
 $V_{IS(TO)} = f(T_j)$ ; conditions:  $I_D = 1\text{ mA}$ ;  $V_{DS} = 5\text{ V}$




Fig. 16. Test circuit for resistive load switching times.




Fig. 14. Typical DC input characteristics,  $T_j = 25\text{ °C}$ .  
 $I_{ISL}$  &  $I_{IS} = f(V_{IS})$ ; protection latched & normal operation








Fig. 17. Typical switching waveforms, resistive load.  
 $V_{DD} = 13\text{ V}$ ;  $R_L = 1.1\ \Omega$ ;  $R_1 = 50\ \Omega$ ;  $T_j = 25\text{ °C}$ .

PowerMOS transistor  
Logic level TOPFET

BUK102-50DL



# PowerMOS transistor Logic level TOPFET

BUK102-50GL

## DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

## APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters

## FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V input level
- Low threshold voltage also allows 5 V control
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	45	A
$P_D$	Total power dissipation	125	W
$T_j$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{IS} = 5\text{ V}$	35	mΩ

## FUNCTIONAL BLOCK DIAGRAM





Fig.1. Elements of the TOPFET.


## PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



# PowerMOS transistor

## Logic level TOPFET

BUK102-50GL

### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	Continuous off-state drain source voltage <sup>1</sup>	$V_{IS} = 0$ V	-	50	V
$V_{IS}$	Continuous input voltage	-	0	6	V
$I_D$	Continuous drain current	$T_{mb} \leq 25$ °C; $V_{IS} = 5$ V	-	45	A
$I_D$	Continuous drain current	$T_{mb} \leq 100$ °C; $V_{IS} = 5$ V	-	28	A
$I_{DRM}$	Repetitive peak on-state drain current	$T_{mb} \leq 25$ °C; $V_{IS} = 5$ V	-	180	A
$P_D$	Total power dissipation	$T_{mb} \leq 25$ °C	-	125	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Continuous junction temperature <sup>2</sup>	normal operation	-	150	°C
$T_{sold}$	Lead temperature	during soldering	-	250	°C

### OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{ISP}$	Protection supply voltage <sup>3</sup>	for valid protection	4	-	V
$V_{DDP(T)}$	<b>Over temperature protection</b> Protected drain source supply voltage	$V_{IS} = 5$ V	-	50	V
$V_{DDP(P)}$	<b>Short circuit load protection</b> Protected drain source supply voltage <sup>4</sup>	$V_{IS} = 5$ V	-	24	V
$P_{DSM}$	Instantaneous overload dissipation	$T_{mb} = 25$ °C	-	2.1	kW

### OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{DROM}$	Repetitive peak clamping current	$V_{IS} = 0$ V	-	45	A
$E_{DSM}$	Non-repetitive clamping energy	$T_{mb} \leq 25$ °C; $I_{DM} = 25$ A; $V_{DD} \leq 25$ V; inductive load	-	1	J
$E_{DRM}$	Repetitive clamping energy	$T_{mb} \leq 85$ °C; $I_{DM} = 16$ A; $V_{DD} \leq 20$ V; $f = 250$ Hz	-	80	mJ

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250$ pF; $R = 1.5$ k $\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(TO)}$ , the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed  $V_{DDP(P)}$  maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

# PowerMOS transistor

## Logic level TOPFET

BUK102-50GL

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	0.8	1.0	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

### STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 25\text{ A}; V_{IS} = 5\text{ V}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	30	35	m $\Omega$

### OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection <sup>1</sup> Overload threshold energy	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	1.1	-	J
$t_{d\ sc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 2\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

### INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{IS}$	Input supply current	$V_{IS} = 5\text{ V}; \text{normal operation}$	-	0.2	0.35	mA
$V_{ISR}$	Protection reset voltage <sup>3</sup>		2.0	2.6	3.5	V
$V_{ISR}$	Protection reset voltage	$T_j = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
$I_{ISL}$	Input supply current	$V_{IS} = 5\text{ V}; \text{protection latched}$	2	3.8	10	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	6	-	-	V
$R_{IG}$	Input series resistance	to gate of power MOSFET	-	1.5	-	k $\Omega$

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for  $P_{DSM}$ , which is always the case when  $V_{DS}$  is less than  $V_{DSP}$  maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum  $I_D$  ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

**PowerMOS transistor  
Logic level TOFET**

BUK102-50GL

**TRANSFER CHARACTERISTICS** $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 10\text{ V}$ ; $I_{DM} = 25\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$ ; $\delta \leq 0.01$	17	28	-	S
$I_{D(SC)}$	Drain current <sup>1</sup>	$V_{DS} = 13\text{ V}$ ; $V_{IS} = 5\text{ V}$	-	60	-	A

**SWITCHING CHARACTERISTICS** $T_{mb} = 25\text{ }^{\circ}\text{C}$ .  $R_f = 50\text{ }\Omega$ . Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 5\text{ V}$	-	2	-	$\mu\text{s}$
$t_r$	Rise time	resistive load $R_L = 1.1\text{ }\Omega$	-	8	-	$\mu\text{s}$
$t_{d\ off}$	Turn-off delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	8	-	$\mu\text{s}$
$t_f$	Fall time	resistive load $R_L = 1.1\text{ }\Omega$	-	8	-	$\mu\text{s}$
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 5\text{ V}$	-	3.7	-	$\mu\text{s}$
$t_r$	Rise time	inductive load $I_{DM} = 11\text{ A}$	-	3.7	-	$\mu\text{s}$
$t_{d\ off}$	Turn-off delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	13	-	$\mu\text{s}$
$t_f$	Fall time	inductive load $I_{DM} = 11\text{ A}$	-	1.4	-	$\mu\text{s}$

**REVERSE DIODE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_S$	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$ ; $V_{IS} = 0\text{ V}$	-	50	A

**REVERSE DIODE CHARACTERISTICS** $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SDS}$	Forward voltage	$I_S = 50\text{ A}$ ; $V_{IS} = 0\text{ V}$ ; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	not applicable <sup>2</sup>	-	-	-	-

**ENVELOPE CHARACTERISTICS**







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

1 During overload before short circuit load protection operates.

2 The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor  
Logic level TOPFET







BUK102-50GL






PowerMOS transistor  
Logic level TOFET

BUK102-50GL




**PowerMOS transistor  
Logic level TOPFET**


**BUK102-50GL**




**Fig. 14. Typical overload protection characteristics.**  
Conditions:  $V_{DD} = 13\text{ V}$ ;  $V_{IS} = 5\text{ V}$ ; SC load =  $30\text{ m}\Omega$




**Fig. 17. Typical DC input characteristics,  $T_j = 25\text{ }^\circ\text{C}$ .**  
 $I_{IS} = f(V_{IS})$ ; normal operation




**Fig. 15. Typical clamping characteristics,  $25\text{ }^\circ\text{C}$ .**  
 $I_D = f(V_{DS})$ ; conditions:  $V_{IS} = 0\text{ V}$ ;  $t_p \leq 50\text{ }\mu\text{s}$



**Fig. 18. Typical DC input characteristics,  $T_j = 25\text{ }^\circ\text{C}$ .**  
 $I_{IS} = f(V_{IS})$ ; overload protection operated  $\Rightarrow I_D = 0\text{ A}$









**Fig. 16. Input threshold voltage.**  
 $V_{IS(TO)} = f(T_j)$ ; conditions:  $I_D = 1\text{ mA}$ ;  $V_{DS} = 5\text{ V}$



**Fig. 19. Typical reverse diode current,  $T_j = 25\text{ }^\circ\text{C}$ .**  
 $I_S = f(V_{SDS})$ ; conditions:  $V_{IS} = 0\text{ V}$ ;  $t_p = 250\text{ }\mu\text{s}$






PowerMOS transistor  
Logic level TOPFET

BUK102-50GL



PowerMOS transistor  
Logic level TOPFET

BUK102-50GL



# PowerMOS transistor TOPFET

**BUK102-50GS**

## DESCRIPTION

Monolithic temperature and overload protected power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

## APPLICATIONS

- General controller for driving
- lamps
  - motors
  - solenoids
  - heaters


## FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 10 V input level
- Low threshold voltage also allows 5 V control
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	50	A
$P_D$	Total power dissipation	125	W
$T_j$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	28	mΩ
$V_{IS} = 10\text{ V}$			


## FUNCTIONAL BLOCK DIAGRAM




## PINNING - TO220AB

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



# PowerMOS transistor TOPFET

BUK102-50GS

## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	Continuous off-state drain source voltage <sup>1</sup>	$V_{IS} = 0 \text{ V}$	-	50	V
$V_{IS}$	Continuous input voltage	-	0	11	V
$I_D$	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	50	A
$I_D$	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	31	A
$I_{DRM}$	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 10 \text{ V}$	-	200	A
$P_D$	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Continuous junction temperature <sup>2</sup>	normal operation	-	150	$^\circ\text{C}$
$T_{sold}$	Lead temperature	during soldering	-	250	$^\circ\text{C}$

## OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{ISP}$	Protection supply voltage <sup>3</sup>	for valid protection	5	-	V
	<b>Over temperature protection</b>				
$V_{DDP(T)}$	Protected drain source supply voltage	$V_{IS} = 10 \text{ V}$	-	50	V
	<b>Short circuit load protection</b>				
$V_{DDP(P)}$	Protected drain source supply voltage <sup>4</sup>	$V_{IS} = 10 \text{ V}$	-	16	V
		$V_{IS} = 5 \text{ V}$	-	24	V
$P_{DSM}$	Instantaneous overload dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	2.1	kW

## OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{DROM}$	Repetitive peak clamping current	$V_{IS} = 0 \text{ V}$	-	50	A
$E_{DSM}$	Non-repetitive clamping energy	$T_{mb} \leq 25 \text{ }^\circ\text{C}; I_{DM} = 25 \text{ A};$ $V_{DD} \leq 25 \text{ V};$ inductive load	-	1	J
$E_{DRM}$	Repetitive clamping energy	$T_{mb} \leq 85 \text{ }^\circ\text{C}; I_{DM} = 16 \text{ A};$ $V_{DD} \leq 20 \text{ V}; f = 250 \text{ Hz}$	-	80	mJ

## ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(TO)}$  the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed  $V_{DDP(P)}$  maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

# PowerMOS transistor TOPFET

BUK102-50GS

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance Junction to mounting base	-	-	0.8	1.0	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ °C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 25\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	22	28	$\text{m}\Omega$
		$V_{IS} = 10\text{ V}; V_{IS} = 5\text{ V}$	-	30	35	$\text{m}\Omega$

## OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	Short circuit load protection <sup>1</sup> Overload threshold energy	$T_{mb} = 25\text{ °C}; L \leq 10\text{ }\mu\text{H}$ $V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	1.1	-	J
$t_{d\ sc}$	Response time	$V_{DD} = 13\text{ V}; V_{IS} = 10\text{ V}$	-	0.8	-	ms
$T_{j(TO)}$	Over temperature protection Threshold junction temperature	$V_{IS} = 10\text{ V};$ from $I_D \geq 2\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

## INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{IS}$	Input supply current	$V_{IS} = 10\text{ V};$ normal operation	-	0.4	1.0	mA
$V_{ISR}$	Protection reset voltage <sup>3</sup>		2.0	2.6	3.5	V
$V_{ISR}$	Protection reset voltage	$T_j = 150\text{ °C}$	1.0	-	-	
$I_{ISL}$	Input supply current	$V_{IS} = 10\text{ V};$ protection latched	2	6	20	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	11	13	-	V
$R_{IG}$	Input series resistance	to gate of power MOSFET	-	1.5	-	$\text{k}\Omega$

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for  $P_{DSM}$ , which is always the case when  $V_{DS}$  is less than  $V_{DSM}$  maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum  $I_D$  ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

PowerMOS transistor  
TOPFET

BUK102-50GS

## TRANSFER CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 10\text{ V}$ ; $I_{DM} = 25\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$ ; $\delta \leq 0.01$	17	28	-	S
$I_{D(SC)}$	Drain current <sup>1</sup>	$V_{DS} = 13\text{ V}$ ; $V_{IS} = 10\text{ V}$	-	150	-	A

## SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ .  $R_l = 50\text{ }\Omega$ . Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 10\text{ V}$	-	1.5	-	$\mu\text{s}$
$t_r$	Rise time	resistive load $R_L = 1.1\text{ }\Omega$	-	5.5	-	$\mu\text{s}$
$t_{d\text{ off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	13	-	$\mu\text{s}$
$t_f$	Fall time	resistive load $R_L = 1.1\text{ }\Omega$	-	9	-	$\mu\text{s}$
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 10\text{ V}$	-	1.5	-	$\mu\text{s}$
$t_r$	Rise time	inductive load $I_{DM} = 11\text{ A}$	-	1.3	-	$\mu\text{s}$
$t_{d\text{ off}}$	Turn-off delay time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	18	-	$\mu\text{s}$
$t_f$	Fall time	inductive load $I_{DM} = 11\text{ A}$	-	1.4	-	$\mu\text{s}$

## REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_S$	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}$ ; $V_{IS} = 0\text{ V}$	-	50	A

## REVERSE DIODE CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SDS}$	Forward voltage	$I_S = 50\text{ A}$ ; $V_{IS} = 0\text{ V}$ ; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	not applicable <sup>2</sup>	-	-	-	-

## ENVELOPE CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







1 During overload before short circuit load protection operates.

2 The reverse diode of this type is not intended for applications requiring fast reverse recovery.









PowerMOS transistor  
TOPFET

BUK102-50GS



PowerMOS transistor  
TOFET

BUK102-50GS



PowerMOS transistor  
TOPFET

BUK102-50GS




Fig. 14. Typical overload protection characteristics. Conditions:  $V_{DD} = 13 \text{ V}$ ;  $V_{IS} = 10 \text{ V}$ ; SC load =  $30 \text{ m}\Omega$ .




Fig. 17. Typical DC input characteristics,  $T_j = 25 \text{ }^\circ\text{C}$ .  $I_{IS} = f(V_{IS})$ ; normal operation




Fig. 15. Typical clamping characteristics,  $25 \text{ }^\circ\text{C}$ .  $I_D = f(V_{DS})$ ; conditions:  $V_{IS} = 0 \text{ V}$ ;  $t_p \leq 50 \text{ }\mu\text{s}$




Fig. 18. Typical DC input characteristics,  $T_j = 25 \text{ }^\circ\text{C}$ .  $I_{ISL} = f(V_{IS})$ ; overload protection operated  $\Rightarrow I_D = 0 \text{ A}$




Fig. 16. Input threshold voltage.  $V_{IS(TO)} = f(T_j)$ ; conditions:  $I_D = 1 \text{ mA}$ ;  $V_{DS} = 5 \text{ V}$










Fig. 19. Typical reverse diode current,  $T_j = 25 \text{ }^\circ\text{C}$ .  $I_S = f(V_{SDS})$ ; conditions:  $V_{IS} = 0 \text{ V}$ ;  $t_p = 250 \text{ }\mu\text{s}$







PowerMOS transistor  
TOPFET

BUK102-50GS



PowerMOS transistor  
TOPFET

BUK102-50GS



# PowerMOS transistor Logic level TOPFET

## BUK104-50L/S BUK104-50LP/SP

### DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 5 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

### APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


### FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Logic and protection supply from separate pin
- Low operating supply current
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by protection supply
- Protection circuit condition indicated by flag pin
- 5 V logic compatible input level
- Separate input pin for higher frequency drive
- ESD protection on input, flag and protection supply pins
- Over voltage clamping for turn off of inductive loads
- Both linear and switching operation are possible

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	15	A
$P_{tot}$	Total power dissipation	40	W
$T_j$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{IS} = 5\text{ V}$ $V_{IS} = 7\text{ V}$	$m\Omega$ $m\Omega$
SYMBOL	PARAMETER	NOM.	UNIT
$V_{PSN}$	Protection supply voltage	<b>BUK104-50L</b> <b>BUK104-50S</b>	5 10 V V


### FUNCTIONAL BLOCK DIAGRAM




### PINNING - SOT263

PIN	DESCRIPTION
1	input
2	flag
3	drain
4	protection supply
5	source
tab	drain

### PIN CONFIGURATION



### SYMBOL



# PowerMOS transistor Logic level TOPFET

# BUK104-50L/S BUK104-50LP/SP

## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.		MAX.	UNIT
$V_{DSS}$	<b>Voltages</b> Continuous off-state drain source voltage <sup>1</sup>	$V_{IS} = 0 \text{ V}$	-	50		V
$V_{IS}$	Continuous input voltage	-	0	11		V
$V_{FS}$	Continuous flag voltage	-	0	11		V
$V_{PS}$	Continuous supply voltage	-	0	11		V
	<b>Currents</b>	$V_{IS} =$	-	7	5	V
$I_D$	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	15	13	A
$I_D$	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}$	-	9.5	8.5	A
$I_{DRM}$	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	60	54	A
	<b>Thermal</b>					
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	40		W
$T_{stg}$	Storage temperature	-	-55	150		$^\circ\text{C}$
$T_j$	Junction temperature <sup>2</sup>	continuous	-	150		$^\circ\text{C}$
$T_{sold}$	Lead temperature	during soldering	-	250		$^\circ\text{C}$

## OVERLOAD PROTECTION LIMITING VALUES

With the protection supply connected, TOPFET can protect itself from two types of overload - over temperature and short circuit load.

An n-MOS transistor turns on between the input and source to quickly discharge the power MOSFET gate capacitance.

For internal overload protection to remain latched while the control circuit is high, external series input resistance must be provided. Refer to INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.		MAX.	UNIT
$V_{PSP}$	Protection supply voltage <sup>3</sup>	$V_{IS} =$ for valid protection	7	5	-	V
		<b>BUK104-50L</b>	4.4	4	-	V
		<b>BUK104-50S</b>	5.4	5	-	V
$V_{DDP(T)}$	<b>Over temperature protection</b> Protected drain source supply voltage	$V_{PS} = V_{PSN}$ $V_{IS} = 10 \text{ V}; R_i \geq 2 \text{ k}\Omega$ $V_{IS} = 5 \text{ V}; R_i \geq 1 \text{ k}\Omega$	-	50		V
			-	50		V
$V_{DDP(P)}$	<b>Short circuit load protection</b> Protected drain source supply voltage <sup>4</sup>	$V_{PS} = V_{PSN}; L \leq 10 \text{ }\mu\text{H}$ $V_{IS} = 10 \text{ V}; R_i \geq 2 \text{ k}\Omega$ $V_{IS} = 5 \text{ V}; R_i \geq 1 \text{ k}\Omega$	-	25		V
			-	45		V
$P_{DSM}$	Instantaneous overload dissipation		-	0.8		kW

## ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

<sup>1</sup> Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

<sup>2</sup> A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(TO)}$  the over temperature trip operates to protect the switch.

<sup>3</sup> The minimum supply voltage required for correct operation of the overload protection circuits.

<sup>4</sup> The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed  $V_{DDP(P)}$  maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

**PowerMOS transistor**  
**Logic level TOPFET**
**BUK104-50L/S**  
**BUK104-50LP/SP**
**OVERVOLTAGE CLAMPING LIMITING VALUES**

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{DRRM}$	Repetitive peak clamping drain current	$R_{IS} \geq 100 \Omega^1$	-	15	A
$E_{DSM}$	Non-repetitive inductive turn-off energy <sup>2</sup>	$I_{DM} = 15 \text{ A}; R_{IS} \geq 100 \Omega$	-	200	mJ
$E_{DRM}$	Repetitive inductive turn-off energy	$R_{IS} \geq 100 \Omega; T_{mb} \leq 95 \text{ }^\circ\text{C};$ $I_{DM} = 4 \text{ A}; V_{DD} \leq 20 \text{ V};$ $f = 250 \text{ Hz}$	-	20	mJ
$I_{DIRM}$	Repetitive peak drain to input current <sup>3</sup>	$R_{IS} = 0 \Omega; t_p \leq 1 \text{ ms}$	-	50	mA

**REVERSE DIODE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_S$	Continuous forward current	$T_{mb} = 25 \text{ }^\circ\text{C};$ $V_{IS} = V_{PS} = V_{FS} = 0 \text{ V}$	-	15	A

**THERMAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Thermal resistance</b>						
$R_{th\ j-mb}$	Junction to mounting base	-	-	2.5	3.1	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	-	K/W

**STATIC CHARACTERISTICS**
 $T_{mb} = 25 \text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_D = 10 \text{ mA}$	50	-	65	V
$V_{(CL)DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_{DM} = 1 \text{ A}; t_p \leq 300 \mu\text{s};$ $\delta \leq 0.01$	50	-	70	V
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 12 \text{ V}; V_{IS} = 0 \text{ V}$	-	0.5	10	$\mu\text{A}$
$I_{DSR}$	Drain source leakage current	$V_{DS} = 50 \text{ V}; R_{IS} = 100 \Omega;$	-	1	20	$\mu\text{A}$
$I_{DSR}$	Drain source leakage current	$V_{DS} = 40 \text{ V}; R_{IS} = 100 \Omega;$ $T_j = 125 \text{ }^\circ\text{C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 7.5 \text{ A};$	-	75	100	$\text{m}\Omega$
		$t_p \leq 300 \mu\text{s}; \delta \leq 0.01$	$V_{IS} = 7 \text{ V}$	-	95	125
						$V_{IS} = 5 \text{ V}$

1 The input pin must be connected to the source pin by a specified external resistance to allow the power MOSFET gate source voltage to become sufficiently positive for active clamping. Refer to INPUT CHARACTERISTICS.

2 While the protection supply voltage is connected, during overvoltage clamping it is possible that the overload protection may operate at energies close to the limiting value. Refer to OVERLOAD PROTECTION CHARACTERISTICS.

3 Shorting the input to source with low resistance inhibits the internal overvoltage protection by preventing the power MOSFET gate source voltage becoming positive.



# PowerMOS transistor

## Logic level TOPFET

# BUK104-50L/S

## BUK104-50LP/SP

### OVERLOAD PROTECTION CHARACTERISTICS

With adequate protection supply voltage TOPFET detects when one of the overload thresholds is exceeded.

Provided there is adequate input series resistance it switches off and remains latched off until reset by the protection supply pin.

Refer also to OVERLOAD PROTECTION LIMITING VALUES and INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$ $t_{dsc}$	<b>Short circuit load protection<sup>1</sup></b>	$V_{PS} = V_{PSN}^2$ ; $T_{mb} = 25\text{ °C}$ ; $L \leq 10\text{ }\mu\text{H}$ ; $R_1 \geq 2\text{ k}\Omega$				
	Overload threshold energy Response time	$V_{DD} = 13\text{ V}$ ; $V_{IS} = 10\text{ V}$ $V_{DD} = 13\text{ V}$ ; $V_{IS} = 10\text{ V}$	- -	150 375	- -	mJ $\mu\text{s}$
$T_{j(TO)}$	<b>Over temperature protection</b> Threshold junction temperature	$V_{PS} = V_{PSN}$ ; $R_1 \geq 2\text{ k}\Omega$ from $I_D \geq 0.65\text{ A}^3$	150	-	-	$^{\circ}\text{C}$

### TRANSFER CHARACTERISTICS

$T_{mb} = 25\text{ °C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{is}$	Forward transconductance	$V_{DS} = 10\text{ V}$ ; $I_{DM} = 7.5\text{ A}$ $t_p \leq 300\text{ }\mu\text{s}$ ; $\delta \leq 0.01$	5	9	-	S
$I_D$	Drain current <sup>4</sup>	$V_{DS} = 13\text{ V}$ ; $V_{IS} = 5\text{ V}$ $V_{IS} = 10\text{ V}$	-	25	-	A
			-	40	-	A

### PROTECTION SUPPLY CHARACTERISTICS

$T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{PS}$ , $I_{PSL}$	<b>Protection supply</b> Protection supply current	normal operation or protection latched				
		<b>BUK104-50L</b> $V_{PS} = 5\text{ V}$ <b>BUK104-50S</b> $V_{PS} = 10\text{ V}$	- -	0.2 0.4	0.35 1.0	mA mA
$V_{PSR}$	Protection reset voltage <sup>5</sup>	$T_j = 150\text{ °C}$	1.5 1.0	2.5 -	3.5 -	V V
$V_{(CL)PS}$	Protection clamp voltage	$I_p = 1.35\text{ mA}$	11	13	-	V

### REVERSE DIODE CHARACTERISTICS

$T_{mb} = 25\text{ °C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SDS}$	Forward voltage	$I_S = 15\text{ A}$ ; $V_{IS} = V_{PS} = V_{FS} = 0\text{ V}$ ; $t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	not applicable <sup>6</sup>	-	-	-	-

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for  $P_{DSM}$ , which is always the case when  $V_{DS}$  is less than  $V_{DSp}$  maximum.

2 At the appropriate nominal protection supply voltage for each type. Refer to QUICK REFERENCE DATA.

3 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum  $I_D$  ensures this condition.

4 During overload condition. Refer also to OVERLOAD PROTECTION LIMITING VALUES and CHARACTERISTICS.

5 The supply voltage below which the overload protection circuits will be reset.

6 The reverse diode of this type is not intended for applications requiring fast reverse recovery.

# PowerMOS transistor

## Logic level TOPFET

# BUK104-50L/S

## BUK104-50LP/SP

### INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(To)}$	<b>Normal operation</b> Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$ $T_{mb} = 150\text{ °C}$	1.0 0.5	1.5 -	2.0 -	V V
$I_{IS}$	Input current	$V_{IS} = 10\text{ V}$	-	10	100	nA
$V_{(CL)IS}$	Input clamp voltage	$I_I = 1\text{ mA}$	11	13	-	V
$R_{ISL}$	<b>Overload protection latched</b> Input resistance <sup>1</sup>	$V_{PS} = 5\text{ V}$ $I_I = 5\text{ mA};$ $T_{mb} = 150\text{ °C}$ $V_{PS} = 10\text{ V}$ $I_I = 5\text{ mA};$ $T_{mb} = 150\text{ °C}$	- - -	55 95 35 60	- - - -	$\Omega$ $\Omega$ $\Omega$ $\Omega$
$R_{IS}$	<b>Application information</b> External input resistances for internal overvoltage clamping <sup>2</sup>	(see figure 29) $R_I = \infty\ \Omega;$ $V_{DS} > 30\text{ V}$	100	-	-	$\Omega$
$R_I$	internal overload protection <sup>3</sup>	$R_{IS} = \infty\ \Omega;$ $V_{II} = 5\text{ V}$ $V_{II} = 10\text{ V}$	1 2	- -	- -	k $\Omega$ k $\Omega$

### SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ °C}; R_I = 50\ \Omega; R_{IS} = 50\ \Omega$  (see figure 29); resistive load  $R_L = 10\ \Omega$ . For waveforms see figure 28.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 15\text{ V}; V_{IS}: 0\text{ V} \Rightarrow 10\text{ V}$	-	8	-	ns
$t_r$	Rise time		-	13	-	ns
$t_{d\ off}$	Turn-off delay time	$V_{DD} = 15\text{ V}; V_{IS}: 10\text{ V} \Rightarrow 0\text{ V}$	-	100	-	ns
$t_f$	Fall time		-	45	-	ns

### CAPACITANCES

 $T_{mb} = 25\text{ °C}; f = 1\text{ MHz}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{iss}$	Input capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	415	600	pF
$C_{oss}$	Output capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	275	400	pF
$C_{rss}$	Reverse transfer capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	55	80	pF
$C_{pso}$	Protection supply pin capacitance	$V_{PS} = 10\text{ V}$	-	30	-	pF
$C_{fso}$	Flag pin capacitance	$V_{FS} = 10\text{ V}; V_{PS} = 0\text{ V}$	-	20	-	pF

1 The resistance of the internal transistor which discharges the power MOSFET gate capacitance when overload protection operates.

The external drive circuit should be such that the input voltage does not exceed  $V_{IS(To)}$  minimum when the overload protection has operated. Refer also to figure for latched input characteristics.

2 Applications using a lower value for  $R_{IS}$  would require external overvoltage protection.

3 For applications requiring a lower value for  $R_I$ , an external overload protection strategy is possible using the flag pin to 'tell' the control circuit to switch off the input.

# PowerMOS transistor Logic level TOPFET

# BUK104-50L/S BUK104-50LP/SP

## FLAG DESCRIPTION

The flag pin provides a means to detect the presence of the protection supply and indicate the state of the overload detectors. The flag is the open drain of an n-MOS transistor and requires an external pull-up resistor<sup>1</sup>. It is suitable for both 5 V and 10 V logic. Flag may be used to implement an external protection strategy<sup>2</sup> for applications which require low input drive impedance.

## TRUTH TABLE

CONDITION	DESCRIPTION	FLAG
NORMAL	Normal operation and adequate protection supply voltage	LOGIC LOW
OVER TEMP.	Over temperature detected	LOGIC HIGH
SHORT CIRCUIT	Overload condition detected	LOGIC HIGH
SUPPLY FAULT	Inadequate protection supply voltage	LOGIC HIGH

## FLAG CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{FS}$ $I_{FSS}$	<b>Flag 'low'</b> Flag voltage Flag saturation current	normal operation $I_F = 1.6\text{ mA}$ $V_{FS} = 10\text{ V}$	- -	0.15 15	0.4 -	V mA
$I_{FS}$ $V_{PSF}$	<b>Flag 'high'</b> Flag leakage current Protection supply threshold voltage	overload or fault $V_{FS} = 10\text{ V}$ $V_{FF} = 5\text{ V}$ ; $R_F = 3\text{ k}\Omega$ ; <b>BUK104-50L</b> <b>BUK104-50S</b>	- 2.5 3.3	- 3.3 4.2	10 4 5	$\mu\text{A}$ V V
$V_{(CL)FS}$	Flag clamping voltage	$I_F = 1\text{ mA}$ ; $V_{PS} = 0\text{ V}$	11	13	-	V
$R_F$	<b>Application information</b> Suitable external pull-up resistance	$V_{FF} = 5\text{ V}$ $V_{FF} = 10\text{ V}$	1 2	10 20	50 100	$\text{k}\Omega$ $\text{k}\Omega$

## ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

<sup>1</sup> Even if the flag pin is not used, it is recommended that it is connected to the protection supply via a pull-up resistor. It should not be left floating.

<sup>2</sup> Low pass filtering of the flag signal may be advisable to prevent false tripping.

PowerMOS transistor  
Logic level TOPFET

BUK104-50L/S  
BUK104-50LP/SP



PowerMOS transistor  
Logic level TOPFET

BUK104-50L/S  
BUK104-50LP/SP




Fig. 10. Typical on-state resistance,  $T_j = 25\text{ }^\circ\text{C}$ .  
 $R_{DS(ON)} = f(I_D)$ ; parameter  $V_{DS}$ ;  $t_p = 250\text{ }\mu\text{s}$




Fig. 13. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$ ;  $I_D = 7.5\text{ A}$ ;  $V_{DS} \geq 5\text{ V}$




Fig. 11. Typical transfer characteristics,  $T_j = 25\text{ }^\circ\text{C}$ .  
 $I_D = f(V_{GS})$ ; conditions:  $V_{DS} = 10\text{ V}$ ;  $t_p = 250\text{ }\mu\text{s}$




Fig. 14. Typical over temperature protection threshold  
 $T_{j(TO)} = f(V_{DS})$ ; conditions:  $V_{GS} > 0.1\text{ V}$




Fig. 12. Typical transconductance,  $T_j = 25\text{ }^\circ\text{C}$ .  
 $g_{fs} = f(I_D)$ ; conditions:  $V_{DS} = 10\text{ V}$ ;  $t_p = 250\text{ }\mu\text{s}$










Fig. 15. Normalised limiting overload dissipation.  
 $P_{DSM}\% = 100 \cdot P_{DSM}/P_{DSM}(25\text{ }^\circ\text{C}) = f(T_{mb})$







PowerMOS transistor  
Logic level TOPFET

BUK104-50L/S  
BUK104-50LP/SP








PowerMOS transistor  
Logic level TOPFET

BUK104-50L/S  
BUK104-50LP/SP



PowerMOS transistor  
Logic level TOPFET

BUK104-50L/S  
BUK104-50LP/SP





# PowerMOS transistor Logic level TOPFET

## BUK105-50L/S BUK105-50LP/SP

### DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 5 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

### APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters

### FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Logic and protection supply from separate pin
- Low operating supply current
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by protection supply
- Protection circuit condition indicated by flag pin
- 5 V logic compatible input level
- Separate input pin for higher frequency drive
- ESD protection on input, flag and protection supply pins
- Over voltage clamping for turn off of inductive loads
- Both linear and switching operation are possible

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	29	A
$P_{tot}$	Total power dissipation	75	W
$T_j$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance		
	$V_{IS} = 5 V$	60	mΩ
	$V_{IS} = 7 V$	50	mΩ
SYMBOL	PARAMETER	NOM.	UNIT
$V_{PSN}$	Protection supply voltage		
	<b>BUK105-50L</b>	5	V
	<b>BUK105-50S</b>	10	V

### FUNCTIONAL BLOCK DIAGRAM





Fig.1. Elements of the TOPFET.

### PINNING - SOT263

PIN	DESCRIPTION
1	input
2	flag
3	drain
4	protection supply
5	source
tab	drain

### PIN CONFIGURATION



### SYMBOL




Fig. 3.

# PowerMOS transistor

## Logic level TOPFET

# BUK105-50L/S

## BUK105-50LP/SP

### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	<b>Voltages</b> Continuous off-state drain source voltage <sup>1</sup>	$V_{IS} = 0 \text{ V}$	-	50	V
$V_{IS}$	Continuous input voltage	-	0	11	V
$V_{FS}$	Continuous flag voltage	-	0	11	V
$V_{PS}$	Continuous supply voltage	-	0	11	V
	<b>Currents</b>	$V_{IS} =$	-	7	5
$I_D$	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	29	26
$I_D$	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}$	-	18	16
$I_{DRM}$	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	120	100
	<b>Thermal</b>				
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	75	W
$T_{stg}$	Storage temperature		-55	150	$^\circ\text{C}$
$T_j$	Junction temperature <sup>2</sup>	continuous	-	150	$^\circ\text{C}$
$T_{sold}$	Lead temperature	during soldering	-	250	$^\circ\text{C}$

### OVERLOAD PROTECTION LIMITING VALUES

With the protection supply connected, TOPFET can protect itself from two types of overload - over temperature and short circuit load.

An n-MOS transistor turns on between the input and source to quickly discharge the power MOSFET gate capacitance.

For internal overload protection to remain latched while the control circuit is high, external series input resistance must be provided. Refer to INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{PSP}$	Protection supply voltage <sup>3</sup>	$V_{IS} =$ for valid protection	7	5	V
		BUK105-50L	4.4	4	V
		BUK105-50S	5.4	5	V
$V_{DDP(T)}$	<b>Over temperature protection</b> Protected drain source supply voltage	$V_{PS} = V_{PSN}$ $V_{IS} = 10 \text{ V}; R_1 \geq 2 \text{ k}\Omega$ $V_{IS} = 5 \text{ V}; R_1 \geq 1 \text{ k}\Omega$	-	50	V
			-	50	V
$V_{DDP(P)}$	<b>Short circuit load protection</b> Protected drain source supply voltage <sup>4</sup>	$V_{PS} = V_{PSN}; L \leq 10 \text{ }\mu\text{H}$ $V_{IS} = 10 \text{ V}; R_1 \geq 2 \text{ k}\Omega$ $V_{IS} = 5 \text{ V}; R_1 \geq 1 \text{ k}\Omega$	-	20	V
			-	35	V
$P_{DSM}$	Instantaneous overload dissipation		-	1.3	kW

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(TO)}$  the over temperature trip operates to protect the switch.

3 The minimum supply voltage required for correct operation of the overload protection circuits.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed  $V_{DDP(P)}$  maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

**PowerMOS transistor  
Logic level TOPFET**
**BUK105-50L/S  
BUK105-50LP/SP**
**OVERVOLTAGE CLAMPING LIMITING VALUES**

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{DRRM}$	Repetitive peak clamping drain current	$R_{IS} \geq 100 \Omega^1$	-	29	A
$E_{DSM}$	Non-repetitive inductive turn-off energy <sup>2</sup>	$I_{DM} = 29 \text{ A}; R_{IS} \geq 100 \Omega$	-	325	mJ
$E_{DRM}$	Repetitive inductive turn-off energy	$R_{IS} \geq 100 \Omega; T_{mb} \leq 95 \text{ }^\circ\text{C};$ $I_{DM} = 8 \text{ A}; V_{DD} \leq 20 \text{ V};$ $f = 250 \text{ Hz}$	-	40	mJ
$I_{DIRM}$	Repetitive peak drain to input current <sup>3</sup>	$R_{IS} = 0 \Omega; t_p \leq 1 \text{ ms}$	-	50	mA

**REVERSE DIODE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_S$	Continuous forward current	$T_{mb} = 25 \text{ }^\circ\text{C};$ $V_{IS} = V_{FS} = V_{RS} = 0 \text{ V}$	-	29	A

**THERMAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{thj-mb}$	Thermal resistance Junction to mounting base	-	-	1.25	1.67	K/W
$R_{thj-a}$	Junction to ambient	in free air	-	60	-	K/W

**STATIC CHARACTERISTICS**
 $T_{mb} = 25 \text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_D = 10 \text{ mA}$	50	-	65	V
$V_{(CL)DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_{DM} = 1 \text{ A}; t_p \leq 300 \mu\text{s};$ $\delta \leq 0.01$	50	-	70	V
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 12 \text{ V}; V_{IS} = 0 \text{ V}$	-	0.5	10	$\mu\text{A}$
$I_{DSR}$	Drain source leakage current	$V_{DS} = 50 \text{ V}; R_{IS} = 100 \Omega;$	-	1	20	$\mu\text{A}$
$I_{DSR}$	Drain source leakage current	$V_{DS} = 40 \text{ V}; R_{IS} = 100 \Omega;$ $T_j = 125 \text{ }^\circ\text{C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 13 \text{ A};$	-	40	50	$\text{m}\Omega$
		$t_p \leq 300 \mu\text{s}; \delta \leq 0.01$	$V_{IS} = 7 \text{ V}$	-	47	60
						$V_{IS} = 5 \text{ V}$

1 The input pin must be connected to the source pin by a specified external resistance to allow the power MOSFET gate source voltage to become sufficiently positive for active clamping. Refer to INPUT CHARACTERISTICS.

2 While the protection supply voltage is connected, during overvoltage clamping it is possible that the overload protection may operate at energies close to the limiting value. Refer to OVERLOAD PROTECTION CHARACTERISTICS.

3 Shorting the input to source with low resistance inhibits the internal overvoltage protection by preventing the power MOSFET gate source voltage becoming positive.

**PowerMOS transistor**  
**Logic level TOPFET**
**BUK105-50L/S**  
**BUK105-50LP/SP**
**OVERLOAD PROTECTION CHARACTERISTICS**

With adequate protection supply voltage TOPFET detects when one of the overload thresholds is exceeded.

Provided there is adequate input series resistance it switches off and remains latched off until reset by the protection supply pin.

Refer also to OVERLOAD PROTECTION LIMITING VALUES and INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$ $t_{dsc}$	<b>Short circuit load protection<sup>1</sup></b> Overload threshold energy Response time	$V_{PS} = V_{PSN}^2$ ; $T_{mb} = 25\text{ °C}$ ; $L \leq 10\ \mu\text{H}$ $V_{DD} = 13\text{ V}$ ; $V_{IS} = 10\text{ V}$ $V_{DD} = 13\text{ V}$ ; $V_{IS} = 10\text{ V}$	-	300	-	mJ
$T_{j(TO)}$	<b>Over temperature protection</b> Threshold junction temperature	$V_{PS} = V_{PSN}$ from $I_D \geq 1.25\text{ A}^3$	150	-	-	°C

**TRANSFER CHARACTERISTICS**
 $T_{mb} = 25\text{ °C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{is}$	Forward transconductance	$V_{DS} = 10\text{ V}$ ; $I_{DM} = 13\text{ A}$ $t_p \leq 300\ \mu\text{s}$ ; $\delta \leq 0.01$	10	16	-	S
$I_D$	Drain current <sup>4</sup>	$V_{DS} = 13\text{ V}$ ; $V_{IS} = 5\text{ V}$ $V_{IS} = 10\text{ V}$	-	50	-	A
				100	-	A

**PROTECTION SUPPLY CHARACTERISTICS**
 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{PS}$ , $I_{PSL}$	<b>Protection supply</b> Protection supply current	normal operation or protection latched <b>BUK105-50L</b> <b>BUK105-50S</b>				
		$V_{PS} = 5\text{ V}$	-	0.2	0.35	mA
		$V_{PS} = 10\text{ V}$	-	0.4	1.0	mA
$V_{PSR}$	Protection reset voltage <sup>5</sup>	$T_j = 150\text{ °C}$	1.5	2.5	3.5	V
			1.0	-	-	V
$V_{(CL)PS}$	Protection clamp voltage	$I_P = 1.35\text{ mA}$	11	13	-	V

**REVERSE DIODE CHARACTERISTICS**
 $T_{mb} = 25\text{ °C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SDS}$	Forward voltage	$I_S = 20\text{ A}$ ; $V_{IS} = V_{PS} = V_{FS} = 0\text{ V}$ ; $t_p = 300\ \mu\text{s}$	-	1.0	1.4	V
$t_{rr}$	Reverse recovery time	not applicable <sup>6</sup>	-	-	-	-

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for  $P_{DSM}$ , which is always the case when  $V_{DS}$  is less than  $V_{DSP}$  maximum.

2 At the appropriate nominal protection supply voltage for each type. Refer to QUICK REFERENCE DATA.

3 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum  $I_D$  ensures this condition.

4 During overload condition. Refer also to OVERLOAD PROTECTION LIMITING VALUES and CHARACTERISTICS.

5 The supply voltage below which the overload protection circuits will be reset.

6 The reverse diode of this type is not intended for applications requiring fast reverse recovery.

# PowerMOS transistor

## Logic level TOPFET

# BUK105-50L/S

## BUK105-50LP/SP

### INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$ $I_{IS}$ $V_{(CL)IS}$	<b>Normal operation</b>					
	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$ $T_{mb} = 150\text{ }^{\circ}\text{C}$	1.0 0.5	1.5 -	2.0 -	V V
	Input current Input clamp voltage	$V_{IS} = 10\text{ V}$ $I_I = 1\text{ mA}$	- 11	10 13	100 -	nA V
$R_{ISL}$	<b>Overload protection latched</b>					
	Input resistance <sup>1</sup>	$V_{PS} = 5\text{ V}$ $V_{PS} = 10\text{ V}$	- -	40 70	- -	$\Omega$ $\Omega$
		$I_I = 5\text{ mA};$ $T_{mb} = 150\text{ }^{\circ}\text{C}$ $I_I = 5\text{ mA};$ $T_{mb} = 150\text{ }^{\circ}\text{C}$	- -	40 25 45	- -	$\Omega$ $\Omega$ $\Omega$
$R_{IS}$ $R_I$	<b>Application information</b>					
	External input resistances for internal overvoltage clamping <sup>2</sup> internal overload protection <sup>3</sup>	(see figure 29) $R_I = \infty\ \Omega;$ $R_{IS} = \infty\ \Omega;$	$V_{DS} > 30\text{ V}$ $V_{II} = 5\text{ V}$ $V_{II} = 10\text{ V}$	100 1 2	- - -	- - -

### SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}; R_I = 50\ \Omega; R_{IS} = 50\ \Omega$  (see figure 29); resistive load  $R_L = 10\ \Omega$ . For waveforms see figure 28.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 15\text{ V}; V_{IS}: 0\text{ V} \Rightarrow 10\text{ V}$	-	8	-	ns
$t_r$	Rise time		-	25	-	ns
$t_{d\ off}$	Turn-off delay time	$V_{DD} = 15\text{ V}; V_{IS}: 10\text{ V} \Rightarrow 0\text{ V}$	-	135	-	ns
$t_f$	Fall time		-	90	-	ns

### CAPACITANCES

 $T_{mb} = 25\text{ }^{\circ}\text{C}; f = 1\text{ MHz}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{ISS}$	Input capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	725	1050	pF
$C_{OSS}$	Output capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	450	650	pF
$C_{RSS}$	Reverse transfer capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	100	150	pF
$C_{PSO}$	Protection supply pin capacitance	$V_{PS} = 10\text{ V}$	-	30	-	pF
$C_{ISO}$	Flag pin capacitance	$V_{FS} = 10\text{ V}; V_{PS} = 0\text{ V}$	-	20	-	pF

1 The resistance of the internal transistor which discharges the power MOSFET gate capacitance when overload protection operates.

The external drive circuit should be such that the input voltage does not exceed  $V_{IS(TO)}$  minimum when the overload protection has operated. Refer also to figure for latched input characteristics.

2 Applications using a lower value for  $R_{IS}$  would require external overvoltage protection.

3 For applications requiring a lower value for  $R_I$ , an external overload protection strategy is possible using the flag pin to 'tell' the control circuit to switch off the input.

# PowerMOS transistor Logic level TOPFET

# BUK105-50L/S BUK105-50LP/SP

## FLAG DESCRIPTION

The flag pin provides a means to detect the presence of the protection supply and indicate the state of the overload detectors. The flag is the open drain of an n-MOS transistor and requires an external pull-up resistor<sup>1</sup>. It is suitable for both 5 V and 10 V logic. Flag may be used to implement an external protection strategy<sup>2</sup> for applications which require low input drive impedance.

## TRUTH TABLE

CONDITION	DESCRIPTION	FLAG
NORMAL	Normal operation and adequate protection supply voltage	LOGIC LOW
OVER TEMP.	Over temperature detected	LOGIC HIGH
SHORT CIRCUIT	Overload condition detected	LOGIC HIGH
SUPPLY FAULT	Inadequate protection supply voltage	LOGIC HIGH

## FLAG CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{FS}$ $I_{FSS}$	<b>Flag 'low'</b> Flag voltage Flag saturation current	normal operation $I_F = 1.6\text{ mA}$ $V_{FS} = 10\text{ V}$	- -	0.15 15	0.4 -	V mA
$I_{FS}$ $V_{PSF}$	<b>Flag 'high'</b> Flag leakage current Protection supply threshold voltage	overload or fault $V_{FS} = 10\text{ V}$ $V_{FF} = 5\text{ V}$ ; $R_F = 3\text{ k}\Omega$ ; <b>BUK105-50L</b> <b>BUK105-50S</b>	- 2.5 3.5	- 3.3 4.3	10 4 5	$\mu\text{A}$ V V
$V_{(CL)FS}$	Flag clamping voltage	$I_F = 1\text{ mA}$ ; $V_{PS} = 0\text{ V}$	11	13	-	V
$R_F$	<b>Application information</b> Suitable external pull-up resistance	$V_{FF} = 5\text{ V}$ $V_{FF} = 10\text{ V}$	1 2	10 20	50 100	$\text{k}\Omega$ $\text{k}\Omega$

## ENVELOPE CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

**1** Even if the flag pin is not used, it is recommended that it is connected to the protection supply via a pull-up resistor. It should not be left floating.

**2** Low pass filtering of the flag signal may be advisable to prevent false tripping.

PowerMOS transistor  
Logic level TOPFET

BUK105-50L/S  
BUK105-50LP/SP




Fig. 4. Normalised limiting power dissipation.  
 $P_D\% = 100 \cdot P_D / P_D(25^\circ\text{C}) = f(T_{mb})$




Fig. 7. Transient thermal impedance.  
 $Z_{th\ j-mb} = f(t)$ ; parameter  $D = t_p/T$




Fig. 5. Normalised continuous drain current.  
 $I_D\% = 100 \cdot I_D / I_D(25^\circ\text{C}) = f(T_{mb})$ ; conditions:  $V_{IS} = 5\text{ V}$




Fig. 8. Typical output characteristics,  $T_j = 25^\circ\text{C}$ .  
 $I_D = f(V_{DS})$ ; parameter  $V_{IS}$ ;  $t_p = 250\ \mu\text{s}$  &  $t_p < t_{d\ sc}$




Fig. 6. Safe operating area.  $T_{mb} = 25^\circ\text{C}$   
 $I_D$  &  $I_{DM} = f(V_{DS})$ ;  $I_{DM}$  single pulse; parameter  $t_p$










Fig. 9. Typical on-state characteristics,  $T_j = 25^\circ\text{C}$ .  
 $I_D = f(V_{DS})$ ; parameter  $V_{IS}$ ;  $t_p = 250\ \mu\text{s}$

PowerMOS transistor  
Logic level TOPFET

BUK105-50L/S  
BUK105-50LP/SP





PowerMOS transistor  
Logic level TOPFET

BUK105-50L/S  
BUK105-50LP/SP




Fig. 16. Maximum drain source supply voltage for SC load protection.  $V_{DDP(P)} = f(V_{IS})$ ;  $T_{mb} \leq 150$  °C




Fig. 19. Typical overload protection characteristics. Conditions:  $V_{DD} = 13$  V;  $V_{PS} = V_{PSN}$ ;  $V_{IS} = 7$  V; SC load




Fig. 17. Minimum protection supply voltage for SC load protection.  $V_{PSP} = f(V_{IS})$ ;  $T_{mb} \geq 25$  °C




Fig. 20. Typical overload protection energy,  $T_j = 25$  °C  $E_{SC(TO)} = f(V_{PS})$ ; conditions:  $V_{DS} = 13$  V, parameter  $V_{IS}$




Fig. 18. Typical overload protection characteristics.  $t_{dsc} = f(P_{DS})$ ; conditions:  $V_{PS} \geq V_{PSP}$ ;  $V_{IS} \geq 5$  V










Fig. 21. Typical clamping characteristics, 25 °C.  $I_D = f(V_{DS})$ ; conditions:  $R_{IS} = 100$  Ω;  $t_p \leq 50$  μs






PowerMOS transistor  
Logic level TOPFET

BUK105-50L/S  
BUK105-50LP/SP



PowerMOS transistor  
Logic level TOPFET

BUK105-50L/S  
BUK105-50LP/SP



# PowerMOS transistor Logic level TOPFET

**BUK106-50L/S**  
**BUK106-50LP/SP**

## DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 5 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

## APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters


## FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Logic and protection supply from separate pin
- Low operating supply current
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by protection supply
- Protection circuit condition indicated by flag pin
- 5 V logic compatible input level
- Separate input pin for higher frequency drive
- ESD protection on input, flag and protection supply pins
- Over voltage clamping for turn off of inductive loads
- Both linear and switching operation are possible

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	50	A
$P_{tot}$	Total power dissipation	125	W
$T_j$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance		
	$V_{IS} = 5\text{ V}$	35	mΩ
	$V_{IS} = 8\text{ V}$	28	mΩ
SYMBOL	PARAMETER	NOM.	UNIT
$V_{PSN}$	Protection supply voltage		
	<b>BUK106-50L</b>	5	V
	<b>BUK106-50S</b>	10	V


## FUNCTIONAL BLOCK DIAGRAM




## PINNING - SOT263

PIN	DESCRIPTION
1	input
2	flag
3	drain
4	protection supply
5	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



# PowerMOS transistor Logic level TOPFET

## BUK106-50L/S BUK106-50LP/SP

### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	<b>Voltages</b> Continuous off-state drain source voltage <sup>1</sup>	$V_{IS} = 0 \text{ V}$	-	50	V
$V_{IS}$	Continuous input voltage	-	0	11	V
$V_{FS}$	Continuous flag voltage	-	0	11	V
$V_{PS}$	Continuous supply voltage	-	0	11	V
	<b>Currents</b>	$V_{IS} =$	-	8	5
$I_D$	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	50	45
$I_D$	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}$	-	31	28
$I_{DRM}$	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	200	180
	<b>Thermal</b>				
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction temperature <sup>2</sup>	continuous	-	150	$^\circ\text{C}$
$T_{sold}$	Lead temperature	during soldering	-	250	$^\circ\text{C}$

### OVERLOAD PROTECTION LIMITING VALUES

With the protection supply connected, TOPFET can protect itself from two types of overload - over temperature and short circuit load.

An n-MOS transistor turns on between the input and source to quickly discharge the power MOSFET gate capacitance.

For internal overload protection to remain latched while the control circuit is high, external series input resistance must be provided. Refer to INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{PSP}$	Protection supply voltage <sup>3</sup>	$V_{IS} =$ for valid protection BUK106-50L BUK106-50S	8 4.4 5.4	5 4 5	- V V
$V_{DDP(T)}$	<b>Over temperature protection</b> Protected drain source supply voltage	$V_{PS} = V_{PSN}$ $V_{IS} = 10 \text{ V}; R_i \geq 2 \text{ k}\Omega$ $V_{IS} = 5 \text{ V}; R_i \geq 1 \text{ k}\Omega$	- -	50 50	V V
$V_{DDP(P)}$	<b>Short circuit load protection</b> Protected drain source supply voltage <sup>4</sup>	$V_{PS} = V_{PSN}; L \leq 10 \text{ }\mu\text{H}$ $V_{IS} = 10 \text{ V}; R_i \geq 2 \text{ k}\Omega$ $V_{IS} = 5 \text{ V}; R_i \geq 1 \text{ k}\Omega$	- -	24 45	V V
$P_{DSM}$	Instantaneous overload dissipation		-	4	kW

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(TO)}$  the over temperature trip operates to protect the switch.

3 The minimum supply voltage required for correct operation of the overload protection circuits.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed  $V_{DDP(P)}$  maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

**PowerMOS transistor  
Logic level TOPFET**
**BUK106-50L/S  
BUK106-50LP/SP**
**OVERVOLTAGE CLAMPING LIMITING VALUES**

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{DRRM}$	Repetitive peak clamping drain current	$R_{IS} \geq 100 \Omega^1$	-	50	A
$E_{DSM}$	Non-repetitive inductive turn-off energy <sup>2</sup>	$I_{DM} = 27 \text{ A}; R_{IS} \geq 100 \Omega$	-	1	J
$E_{DRM}$	Repetitive inductive turn-off energy	$R_{IS} \geq 100 \Omega; T_{mb} \leq 85 \text{ }^\circ\text{C};$ $I_{DM} = 16 \text{ A}; V_{DD} \leq 20 \text{ V};$ $f = 250 \text{ Hz}$	-	80	mJ
$I_{DIRM}$	Repetitive peak drain to input current <sup>3</sup>	$R_{IS} = 0 \Omega; t_p \leq 1 \text{ ms}$	-	50	mA

**REVERSE DIODE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_S$	Continuous forward current	$T_{mb} = 25 \text{ }^\circ\text{C};$ $V_{IS} = V_{PS} = V_{FS} = 0 \text{ V}$	-	50	A

**THERMAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance Junction to mounting base	-	-	0.8	1.0	K/W
$R_{th j-a}$	Junction to ambient	in free air	-	60	-	K/W

**STATIC CHARACTERISTICS**
 $T_{mb} = 25 \text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_D = 10 \text{ mA}$	50	-	65	V
$V_{(CL)DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_{DM} = 1 \text{ A}; t_p \leq 300 \mu\text{s};$ $\delta \leq 0.01$	50	-	70	V
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 12 \text{ V}; V_{IS} = 0 \text{ V}$	-	0.5	10	$\mu\text{A}$
$I_{DSR}$	Drain source leakage current	$V_{DS} = 50 \text{ V}; R_{IS} = 100 \Omega;$	-	1	20	$\mu\text{A}$
$I_{DSR}$	Drain source leakage current	$V_{DS} = 40 \text{ V}; R_{IS} = 100 \Omega;$ $T_j = 125 \text{ }^\circ\text{C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance	$I_{DM} = 25 \text{ A};$	-	22	28	$\text{m}\Omega$
		$t_p \leq 300 \mu\text{s}; \delta \leq 0.01$	$V_{IS} = 8 \text{ V}$	-	28	35
						$V_{IS} = 5 \text{ V}$

1 The input pin must be connected to the source pin by a specified external resistance to allow the power MOSFET gate source voltage to become sufficiently positive for active clamping. Refer to INPUT CHARACTERISTICS.

2 While the protection supply voltage is connected, during overvoltage clamping it is possible that the overload protection may operate at energies close to the limiting value. Refer to OVERLOAD PROTECTION CHARACTERISTICS.

3 Shorting the input to source with low resistance inhibits the internal overvoltage protection by preventing the power MOSFET gate source voltage becoming positive.

# PowerMOS transistor

## Logic level TOPFET

# BUK106-50L/S

## BUK106-50LP/SP

### OVERLOAD PROTECTION CHARACTERISTICS

With adequate protection supply voltage TOPFET detects when one of the overload thresholds is exceeded.

Provided there is adequate input series resistance it switches off and remains latched off until reset by the protection supply pin.

Refer also to OVERLOAD PROTECTION LIMITING VALUES and INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$ $t_{dsc}$	<b>Short circuit load protection<sup>1</sup></b> Overload threshold energy Response time	$V_{PS} = V_{PSN}^2$ ; $T_{mb} = 25\text{ °C}$ ; $L \leq 10\ \mu\text{H}$ $V_{DD} = 13\ \text{V}$ ; $V_{IS} = 10\ \text{V}$ $V_{DD} = 13\ \text{V}$ ; $V_{IS} = 10\ \text{V}$	-	550	-	mJ
			-	0.4	-	ms
$T_{j(TO)}$	<b>Over temperature protection</b> Threshold junction temperature	$V_{PS} = V_{PSN}$ from $I_D \geq 2.5\ \text{A}^3$	150	-	-	°C

### TRANSFER CHARACTERISTICS

$T_{mb} = 25\text{ °C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 12\ \text{V}$ ; $I_{DM} = 25\ \text{A}$ $t_p \leq 300\ \mu\text{s}$ ; $\delta \leq 0.01$	17	28	-	S
$I_D$	Drain current <sup>4</sup>	$V_{DS} = 13\ \text{V}$ ; $V_{IS} = 5\ \text{V}$ $V_{IS} = 10\ \text{V}$	-	80	-	A
				160	-	A

### PROTECTION SUPPLY CHARACTERISTICS

$T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{PS}$ , $I_{PSL}$	<b>Protection supply</b> Protection supply current	normal operation or protection latched <b>BUK106-50L</b> $V_{PS} = 5\ \text{V}$ <b>BUK106-50S</b> $V_{PS} = 10\ \text{V}$	-	0.2	0.35	mA
			-	0.4	1.0	mA
$V_{PSR}$	Protection reset voltage <sup>5</sup>	$T_j = 150\text{ °C}$	1.5	2.5	3.5	V
			1.0	-	-	V
$V_{(CL)PS}$	Protection clamp voltage	$I_p = 1.35\ \text{mA}$	11	13	-	V

### REVERSE DIODE CHARACTERISTICS

$T_{mb} = 25\text{ °C}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SDS}$	Forward voltage	$I_S = 20\ \text{A}$ ; $V_{IS} = V_{PS} = V_{FS} = 0\ \text{V}$ ; $t_p = 300\ \mu\text{s}$	-	0.9	1.2	V
$t_{rr}$	Reverse recovery time	not applicable <sup>6</sup>	-	-	-	-

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for  $P_{DSM}$ , which is always the case when  $V_{DS}$  is less than  $V_{DSP}$  maximum.

2 At the appropriate nominal protection supply voltage for each type. Refer to QUICK REFERENCE DATA.

3 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum  $I_D$  ensures this condition.

4 During overload condition. Refer also to OVERLOAD PROTECTION LIMITING VALUES and CHARACTERISTICS.

5 The supply voltage below which the overload protection circuits will be reset.

6 The reverse diode of this type is not intended for applications requiring fast reverse recovery.

# PowerMOS transistor

## Logic level TOPFET

# BUK106-50L/S

## BUK106-50LP/SP

### INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	<b>Normal operation</b> Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$ $T_{mb} = 150\text{ °C}$	1.0 0.5	1.5 -	2.0 -	V V
$I_{IS}$	Input current	$V_{IS} = 10\text{ V}$	-	10	100	nA
$V_{(CL)IS}$	Input clamp voltage	$I_I = 1\text{ mA}$	11	13	-	V
$R_{ISL}$	<b>Overload protection latched</b> Input resistance <sup>1</sup>	$V_{PS} = 5\text{ V}$ $I_I = 5\text{ mA};$ $T_{mb} = 150\text{ °C}$ $V_{PS} = 10\text{ V}$ $I_I = 5\text{ mA};$ $T_{mb} = 150\text{ °C}$	- - -	55 95 35 60	- - - -	$\Omega$ $\Omega$ $\Omega$ $\Omega$
$R_{IS}$	<b>Application information</b> External input resistances for internal overvoltage clamping <sup>2</sup>	(see figure 29) $R_I = \infty\ \Omega;$ $V_{DS} > 30\text{ V}$	100	-	-	$\Omega$
$R_I$	internal overload protection <sup>3</sup>	$R_{IS} = \infty\ \Omega;$ $V_{II} = 5\text{ V}$ $V_{II} = 10\text{ V}$	1 2	- -	- -	k $\Omega$ k $\Omega$

### SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ °C}; R_I = 50\ \Omega; R_{IS} = 50\ \Omega$  (see figure 29); resistive load  $R_L = 10\ \Omega$ . For waveforms see figure 28.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 15\text{ V}; V_{IS} = 0\text{ V} \Rightarrow 10\text{ V}$	-	10	-	ns
$t_r$	Rise time		-	35	-	ns
$t_{d\ off}$	Turn-off delay time	$V_{DD} = 15\text{ V}; V_{IS} = 10\text{ V} \Rightarrow 0\text{ V}$	-	280	-	ns
$t_f$	Fall time		-	120	-	ns

### CAPACITANCES

 $T_{mb} = 25\text{ °C}; f = 1\text{ MHz}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{ISS}$	Input capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	1250	1800	pF
$C_{OSS}$	Output capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	650	1000	pF
$C_{RSS}$	Reverse transfer capacitance	$V_{DS} = 25\text{ V}; V_{IS} = 0\text{ V}$	-	150	250	pF
$C_{PSO}$	Protection supply pin capacitance	$V_{PS} = 10\text{ V}$	-	30	-	pF
$C_{FSO}$	Flag pin capacitance	$V_{FS} = 10\text{ V}; V_{PS} = 0\text{ V}$	-	20	-	pF

1 The resistance of the internal transistor which discharges the power MOSFET gate capacitance when overload protection operates.

The external drive circuit should be such that the input voltage does not exceed  $V_{IS(TO)}$  minimum when the overload protection has operated. Refer also to figure for latched input characteristics.

2 Applications using a lower value for  $R_{IS}$  would require external overvoltage protection.

3 For applications requiring a lower value for  $R_I$ , an external overload protection strategy is possible using the flag pin to 'tell' the control circuit to switch off the input.



# PowerMOS transistor

## Logic level TOPFET

# BUK106-50L/S

## BUK106-50LP/SP

### FLAG DESCRIPTION

The flag pin provides a means to detect the presence of the protection supply and indicate the state of the overload detectors. The flag is the open drain of an n-MOS transistor and requires an external pull-up resistor<sup>1</sup>. It is suitable for both 5 V and 10 V logic. Flag may be used to implement an external protection strategy<sup>2</sup> for applications which require low input drive impedance.

### TRUTH TABLE

CONDITION	DESCRIPTION	FLAG
NORMAL	Normal operation and adequate protection supply voltage	LOGIC LOW
OVER TEMP.	Over temperature detected	LOGIC HIGH
SHORT CIRCUIT	Overload condition detected	LOGIC HIGH
SUPPLY FAULT	Inadequate protection supply voltage	LOGIC HIGH

### FLAG CHARACTERISTICS

$T_{mb} = 25\text{ °C}$  unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{FS}$ $I_{FSS}$	<b>Flag 'low'</b> Flag voltage Flag saturation current	normal operation $I_F = 1.6\text{ mA}$ $V_{FS} = 10\text{ V}$	- -	0.15 15	0.4 -	V mA
$I_{FS}$ $V_{PSF}$	<b>Flag 'high'</b> Flag leakage current Protection supply threshold voltage	overload or fault $V_{FS} = 10\text{ V}$ $V_{FF} = 5\text{ V}$ ; $R_F = 3\text{ k}\Omega$ ; <b>BUK106-50L</b> <b>BUK106-50S</b>	- 2.5 3.3	- 3.3 4.2	10 4 5	$\mu\text{A}$ V V
$V_{(CL)FS}$	Flag clamping voltage	$I_F = 1\text{ mA}$ ; $V_{PS} = 0\text{ V}$	11	13	-	V
$R_F$	<b>Application information</b> Suitable external pull-up resistance	$V_{FF} = 5\text{ V}$ $V_{FF} = 10\text{ V}$	1 2	10 20	50 100	$\text{k}\Omega$ $\text{k}\Omega$

### ENVELOPE CHARACTERISTICS







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

<sup>1</sup> Even if the flag pin is not used, it is recommended that it is connected to the protection supply via a pull-up resistor. It should not be left floating.

<sup>2</sup> Low pass filtering of the flag signal may be advisable to prevent false tripping.







PowerMOS transistor  
Logic level TOPFET

BUK106-50L/S  
BUK106-50LP/SP









PowerMOS transistor  
Logic level TOPFET

BUK106-50L/S  
BUK106-50LP/SP









PowerMOS transistor  
Logic level TOPFET

BUK106-50L/S  
BUK106-50LP/SP








PowerMOS transistor  
Logic level TOPFET

BUK106-50L/S  
BUK106-50LP/SP



PowerMOS transistor  
Logic level TOPFET

BUK106-50L/S  
BUK106-50LP/SP



# PowerMOS transistor Logic level TOPFET

**BUK107-50DL**

## DESCRIPTION

Monolithic overload protected logic level power MOSFET in a surface mount plastic envelope, intended as a general purpose switch for automotive systems and other applications.

## APPLICATIONS

- General controller for driving
- lamps
  - small motors
  - solenoids


## FEATURES

- Vertical power DMOS output stage
- Overload protection by current limiting and overtemperature sensing
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Low operating input current permits direct drive by micro-controller
- ESD protection on all pins
- Overvoltage clamping for turn off of inductive loads

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	0.5	A
$P_D$	Total power dissipation	1.8 <sup>A</sup>	W
$T_j$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	200	mΩ


## FUNCTIONAL BLOCK DIAGRAM




## PINNING - SOT223

PIN	DESCRIPTION
1	input
2	drain
3	source
4	drain (tab)

## PIN CONFIGURATION



## SYMBOL



# PowerMOS transistor

## Logic level TOPFET

BUK107-50DL

### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage <sup>1</sup>	-	-	50	V
$I_D$	Continuous drain current <sup>2</sup>	-	-	self limiting	A
$I_i$	Continuous input current	clamping	-	3	mA
$I_{IRM}$	Non-repetitive peak input current	$t_p \leq 1$ ms	-	10	mA
$P_D$	Total power dissipation	$T_{amb} = 25$ °C	-	1.8	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Continuous junction temperature	normal operation <sup>3</sup>	-	150	°C

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; C = 250 pF; R = 1.5 kΩ	-	2	kV

### OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$E_{DSM}$	Non-repetitive clamping energy	$T_b \leq 25$ °C; $I_{DM} < I_{D(lim)}$ ; inductive load	-	100	mJ
$E_{DRM}$	Repetitive clamping energy	$T_b \leq 75$ °C; $I_{DM} = 50$ mA; f = 250 Hz	-	4	mJ

### OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from short circuit loads.

Overload protection operates by means of drain current limiting and activating the overtemperature protection.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{ISP}$	Protection supply voltage <sup>4</sup>	for valid protection	4	-	V
$V_{DDP}$	Protected drain source supply voltage	$V_{IS} = 5$ V	-	35	V

### OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off to protect itself when there is an overload fault condition.

It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	<b>Overload protection</b>					
$I_{D(lim)}$	Drain current limiting	$V_{IS} = 5$ V	0.5	1	1.5	A
$T_{j(TO)}$	<b>Overtemperature protection</b> Threshold junction temperature	only in drain current limiting $V_{IS} = 5$ V	100	130	160	°C

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 Refer to OVERLOAD PROTECTION CHARACTERISTICS.

3 Not in an overload condition with drain current limiting.

4 The input voltage for which the overload protection circuits are functional.



# PowerMOS transistor

## Logic level TOPFET

# BUK107-50DL

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	<b>Thermal resistance</b> Junction to board <sup>1</sup>	Mounted on any PCB	-	40	-	K/W
$R_{th\ j-a}$	Junction to ambient	Mounted on PCB of fig. 19	-	-	70	K/W

### STATIC CHARACTERISTICS

 $T_b = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}$ ; $I_D = 10\text{ mA}$	50	55	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}$ ; $I_{DM} = 200\text{ mA}$ ; $t_p \leq 300\text{ }\mu\text{s}$ ; $\delta \leq 0.01$	-	56	70	V
$I_{DSS}$	Off-state drain current	$V_{DS} = 45\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	0.5	2	$\mu\text{A}$
$I_{DSS}$	Off-state drain current	$V_{DS} = 50\text{ V}$ ; $V_{IS} = 0\text{ V}$	-	1	20	$\mu\text{A}$
$I_{DSS}$	Off-state drain current	$V_{DS} = 40\text{ V}$ ; $V_{IS} = 0\text{ V}$ ; $T_j = 100\text{ °C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance <sup>2</sup>	$V_{IS} = 5\text{ V}$ ; $I_{DM} = 100\text{ mA}$ ; $t_p \leq 300\text{ }\mu\text{s}$ ; $\delta \leq 0.01$	-	150	200	m $\Omega$

### INPUT CHARACTERISTICS

 $T_b = 25\text{ °C}$  unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}$ ; $I_D = 1\text{ mA}$	1.7	2.2	2.7	V
$I_{IS}$	Input supply current	normal operation; $V_{IS} = 5\text{ V}$	-	330	450	$\mu\text{A}$
		$V_{IS} = 4\text{ V}$	-	170	270	$\mu\text{A}$
$I_{ISL}$	Input supply current	protection latched; $V_{IS} = 5\text{ V}$	-	500	650	$\mu\text{A}$
		$V_{IS} = 3.5\text{ V}$	-	250	400	$\mu\text{A}$
$V_{ISR}$	Protection latch reset voltage <sup>3</sup>		1	2.2	3.5	V
$V_{(CL)IS}$	Input clamping voltage	$I_I = 1.5\text{ mA}$	6	7.5	-	V
$R_{IG}$	Input series resistance	to gate of power MOSFET	-	33	-	k $\Omega$

### SWITCHING CHARACTERISTICS

 $T_{amb} = 25\text{ °C}$ ; resistive load  $R_L = 50\text{ }\Omega$ ; adjust  $V_{DD}$  to obtain  $I_D = 250\text{ mA}$ ; refer to test circuit and waveforms

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	Turn-on delay time	$V_{IS} = 0\text{ V}$ to $V_{IS} = 5\text{ V}$	-	8	-	$\mu\text{s}$
$t_r$	Rise time		-	30	-	$\mu\text{s}$
$t_{d\ off}$	Turn-off delay time	$V_{IS} = 5\text{ V}$ to $V_{IS} = 0\text{ V}$	-	3	-	$\mu\text{s}$
$t_f$	Fall time		-	6	-	$\mu\text{s}$







1 Temperature measured 1.3 mm from tab.

2 Continuous input voltage. The specified pulse width is for the drain current.

3 The input voltage below which the overload protection circuits will be reset.

PowerMOS transistor  
Logic level TOPFET

BUK107-50DL



PowerMOS transistor  
Logic level TOPFET

BUK107-50DL




Fig.8. Typical overtemperature protection threshold.  
 $T_{j(TO)} = f(V_{IS})$ ; condition:  $V_{DS} = 10\text{ V}$




Fig.11. Input threshold voltage.  
 $V_{IS(TO)} = f(T_j)$ ; conditions:  $I_D = 1\text{ mA}$ ;  $V_{DS} = 5\text{ V}$




Fig.9. Typical DC input characteristics,  $T_j = 25\text{ }^\circ\text{C}$ .  
 $I_{IS}$  &  $I_{ISL} = f(V_{IS})$ ; normal operation & protection latched




Fig.12. Typical input clamping characteristic.  
 $I_i = f(V_{IS})$ ; normal operation,  $T_j = 25\text{ }^\circ\text{C}$ .




Fig.10. Typical DC input current.  
 $I_{IS} = f(T_j)$ ; parameter  $V_{IS}$ ; normal operation








Fig.13. Overvoltage clamping characteristic,  $25\text{ }^\circ\text{C}$ .  
 $I_D = f(V_{DS})$ ; conditions:  $V_{IS} = 0\text{ V}$ ;  $t_p \leq 300\text{ }\mu\text{s}$

PowerMOS transistor  
Logic level TOPFET


BUK107-50DL




PowerMOS transistor  
Logic level TOPFET

BUK107-50DL

**MOUNTING INSTRUCTIONS**



**PRINTED CIRCUIT BOARD**



# PowerMOS transistor

## Logic level TOPFET

**BUK107-50DS**

### DESCRIPTION

Monolithic overload protected logic level power MOSFET in a surface mount plastic envelope, intended as a general purpose switch for automotive systems and other applications.

### APPLICATIONS

- General controller for driving
- lamps
  - small motors
  - solenoids


### FEATURES

- Vertical power DMOS output stage
- Overload protection by current limiting and overtemperature sensing
- Latched overload protection reset by input
- Input clamping suitable for pull-up resistor drive circuit
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on all pins
- Overvoltage clamping for turn off of inductive loads

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	0.5	A
$P_D$	Total power dissipation	1.8	W
$T_j$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	175	mΩ


### FUNCTIONAL BLOCK DIAGRAM




### PINNING - SOT223

PIN	DESCRIPTION
1	input
2	drain
3	source
4	drain (tab)

### PIN CONFIGURATION



### SYMBOL



# PowerMOS transistor

## Logic level TOPFET

BUK107-50DS

### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage <sup>1</sup>	-	-	50	V
$I_D$	Continuous drain current <sup>2</sup>	-	-	self limiting	A
$I_I$	Continuous input current	clamping	-	3	mA
$I_{IRM}$	Non-repetitive peak input current	$t_p \leq 1$ ms	-	10	mA
$P_D$	Total power dissipation	$T_{amb} = 25$ °C	-	1.8	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Continuous junction temperature	normal operation <sup>3</sup>	-	150	°C

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250$ pF; $R = 1.5$ k $\Omega$	-	2	kV

### OVERVOLTAGE CLAMPING LIMITING VALUES

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$E_{DSM}$	Non-repetitive clamping energy	$T_b \leq 25$ °C; $I_{DM} < I_{D(lim)}$ ; inductive load	-	100	mJ
$E_{DRM}$	Repetitive clamping energy	$T_b \leq 75$ °C; $I_{DM} = 50$ mA; $f = 250$ Hz	-	4	mJ

### OVERLOAD PROTECTION LIMITING VALUES

With the protection supply provided via the input pin, TOPFET can protect itself from short circuit loads.

Overload protection operates by means of drain current limiting and activating the overtemperature protection.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{ISP}$	Protection supply voltage <sup>4</sup>	for valid protection	6	-	V
$V_{DDP}$	Protected drain source supply voltage	$I_I = 1.5$ mA	-	35	V

### OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off to protect itself when there is an overload fault condition.

It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	<b>Overload protection</b>					
$I_{D(lim)}$	Drain current limiting	$I_I = 1.5$ mA	0.5	1	1.5	A
$T_{j(TO)}$	<b>Overtemperature protection</b> Threshold junction temperature	only in drain current limiting $I_I = 1.5$ mA	100	130	160	°C

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 Refer to OVERLOAD PROTECTION CHARACTERISTICS.

3 Not in an overload condition with drain current limiting.

4 The input voltage for which the overload protection circuits are functional.

# PowerMOS transistor

## Logic level TOPFET

BUK107-50DS

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	<b>Thermal resistance</b> Junction to board <sup>1</sup>	Mounted on any PCB	-	40	-	K/W
$R_{th\ j-a}$	Junction to ambient	Mounted on PCB of fig. 19	-	-	70	K/W

### STATIC CHARACTERISTICS

$T_b = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	55	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 200\text{ mA};$ $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	56	70	V
$I_{DSS}$	Off-state drain current	$V_{DS} = 45\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	2	$\mu\text{A}$
$I_{DSS}$	Off-state drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	$\mu\text{A}$
$I_{DSS}$	Off-state drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 100\text{ }^\circ\text{C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance <sup>2</sup>	$I_l = 1.5\text{ mA}; I_{DM} = 100\text{ mA};$ $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	125	175	m $\Omega$

### INPUT CHARACTERISTICS

$T_b = 25\text{ }^\circ\text{C}$  unless otherwise specified. The supply for the logic and overload protection is taken from the input. The input clamping is suitable for a drive circuit with a pull-up resistor.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.7	2.2	2.7	V
$I_{IS}$	Input supply current	normal operation;	-	550	750	$\mu\text{A}$
$I_{ISL}$	Input supply current	protection latched;	-	500	650	$\mu\text{A}$
		$V_{IS} = 6\text{ V}$	-	250	400	$\mu\text{A}$
		$V_{IS} = 5\text{ V}$	-	250	400	$\mu\text{A}$
		$V_{IS} = 3.5\text{ V}$	-	250	400	$\mu\text{A}$
$V_{ISR}$	Protection latch reset voltage <sup>3</sup>		1	2.2	3.5	V
$V_{(CL)IS}$	Input clamping voltage	$I_l = 1.5\text{ mA}$	6	7.5	-	V
$R_{IG}$	Input series resistance	to gate of power MOSFET	-	33	-	k $\Omega$

### SWITCHING CHARACTERISTICS

$T_{amb} = 25\text{ }^\circ\text{C}$ ; resistive load  $R_L = 50\text{ }\Omega$ ; adjust  $V_{DD}$  to obtain  $I_D = 250\text{ mA}$ ; refer to test circuit and waveforms

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	Turn-on delay time	$V_{IS} = 0\text{ V}$ to $I_l = 1.5\text{ mA}$	-	4	-	$\mu\text{s}$
$t_r$	Rise time		-	16	-	$\mu\text{s}$
$t_{d\ off}$	Turn-off delay time	$I_l = 1.5\text{ mA}$ to $V_{IS} = 0\text{ V}$	-	3	-	$\mu\text{s}$
$t_f$	Fall time		-	6	-	$\mu\text{s}$

<sup>1</sup> Temperature measured 1.3 mm from tab.

<sup>2</sup> Continuous input voltage. The specified pulse width is for the drain current.

<sup>3</sup> The input voltage below which the overload protection circuits will be reset.



PowerMOS transistor  
Logic level TOPFET

BUK107-50DS




Fig. 2. Normalised limiting power dissipation.  
 $P_D\% = 100 \cdot P_D / P_D(25^\circ\text{C}) = f(T_{mb})$




Fig. 5. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)} / R_{DS(ON)}(25^\circ\text{C}) = f(T_j)$ ;  $I_D = 100\text{ mA}$ ;  $I_L = 1.5\text{ mA}$




Fig. 3. Continuous drain current.  
 $I_D = f(T_{amb})$ ; condition:  $I_L = 1.5\text{ mA}$




Fig. 6. Typical on-state resistance,  $T_j = 25^\circ\text{C}$ .  
 $R_{DS(ON)} = f(V_{DS})$ ; conditions:  $I_D = 100\text{ mA}$ ,  $t_p = 300\ \mu\text{s}$




Fig. 4. Typical on-state characteristics,  $T_j = 25^\circ\text{C}$ .  
 $I_D = f(V_{DS})$ ; parameter  $V_{GS}$ ;  $t_p = 300\ \mu\text{s}$










Fig. 7. Typical transfer characteristics,  $T_j = 25^\circ\text{C}$ .  
 $I_D = f(V_{GS})$ ; conditions:  $V_{DS} = 10\text{ V}$ ,  $t_p = 300\ \mu\text{s}$

PowerMOS transistor  
Logic level TOPFET

BUK107-50DS



PowerMOS transistor  
Logic level TOPFET

BUK107-50DS




Fig. 14. Test circuit for resistive load switching times. Select  $R_I$  to give  $I_I = 1.5$  mA, ie  $3.3$  k $\Omega$  approx.




Fig. 16. Typical drain source leakage current  $I_{DSS} = f(T_j)$ ; conditions:  $V_{DS} = 40$  V;  $V_{IS} = 0$  V.




Fig. 15. Typical switching waveforms, resistive load.  $R_L = 50$   $\Omega$ ; adjust  $V_{DD}$  to obtain  $I_D = 250$  mA;  $T_j = 25^\circ$  C





Fig. 17. Transient thermal impedance, TOPFET mounted on PCB of fig 19.  $Z_{th-j-amb} = f(t)$ ; parameter  $D = t_p/T$


PowerMOS transistor  
Logic level TOPFET

BUK107-50DS

**MOUNTING INSTRUCTIONS**



**PRINTED CIRCUIT BOARD**



# PowerMOS transistor TOPFET high side switch

**BUK202-50X**

## DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic envelope, configured as a single high side switch.

## APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


## FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input with hysteresis
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection with external ground resistor

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
$I_L$	Nominal load current (ISO)	9	A
SYMBOL	PARAMETER	MAX.	UNIT
$V_{BG}$	Continuous off-state supply voltage	50	V
$I_T$	Continuous load current	20	A
$T_J$	Continuous junction temperature	150	°C
$R_{ON}$	On-state resistance	38	mΩ


## FUNCTIONAL BLOCK DIAGRAM




## PINNING - SOT263

PIN	DESCRIPTION
1	Ground
2	Input
3	Battery (+ve supply)
4	Status
5	Load
tab	connected to pin 3

## PIN CONFIGURATION



## SYMBOL



# PowerMOS transistor TOPFET high side switch

BUK202-50X

## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{BG}$	<b>Battery voltages</b> Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	<b>Reverse battery voltages<sup>1</sup></b> Repetitive peak supply voltage	External resistors: $R_G \geq 150 \Omega$ ; $R_I = R_S \geq 4.7 \text{ k}\Omega$ , $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_G \geq 150 \Omega$ ; $R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
$I_L$	Continuous load current	$T_{mb} \leq 110 \text{ }^\circ\text{C}$	-	20	A
$P_D$	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature	-	-55	175	$^\circ\text{C}$
$T_j$	Continuous junction temperature <sup>2</sup>	-	-	150	$^\circ\text{C}$
$T_{sold}$	Lead temperature	during soldering	-	250	$^\circ\text{C}$
	<b>Input and status</b>				
$I_i$	Continuous input current	-	-5	5	mA
$I_s$	Continuous status current	-	-5	5	mA
$I_i$	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
$I_s$	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
	<b>Inductive load clamping</b>				
$E_{BL}$	Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.7	J

## ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$ ; $R = 1.5 \text{ k}\Omega$	-	2	kV

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	<b>Thermal resistance<sup>3</sup></b>					
$R_{th \text{ j-mb}}$	Junction to mounting base	-	-	0.8	1	K/W
$R_{th \text{ j-e}}$	Junction to ambient	in free air	-	60	75	K/W

1 Reverse battery voltage is allowed only with external ground, input and status resistors to limit the currents to a safe value.

2 For normal continuous operation. A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(TO)}$  the over temperature trip operates to protect the switch.

3 Of the output Power MOS transistor.

# PowerMOS transistor TOPFET high side switch

## BUK202-50X

### STATIC CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	<b>Clamping voltages</b>					
$V_{BG}$	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
$V_{BL}$	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
	<b>Supply voltage</b>					
$V_{BG}$	Operating range <sup>1</sup>	battery to ground -	5	-	40	V
	<b>Currents</b>					
$I_L$	Nominal load current <sup>2</sup>	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$ ; $T_{mb} = 85\text{ }^{\circ}\text{C}$	9	-	-	A
$I_B$	Quiescent current <sup>3</sup>	$V_{IG} = 0\text{ V}$ ; $V_{LG} = 0\text{ V}$	-	0.1	2	$\mu\text{A}$
$I_G$	Operating current <sup>4</sup>	$V_{IG} = 5\text{ V}$ ; $I_L = 0\text{ A}$	1.5	2.2	4	mA
$I_L$	Off-state load current <sup>5</sup>	$V_{BL} = 13\text{ V}$ ; $V_{IG} = 0\text{ V}$	-	0.1	1	$\mu\text{A}$
	<b>Resistances</b>					
$R_{ON}$	On-state resistance <sup>6</sup>	$V_{BG} = 13\text{ V}$ ; $I_L = 10\text{ A}$ ; $t_p = 300\text{ }\mu\text{s}$	-	28	38	$\text{m}\Omega$
$R_{ON}$	On-state resistance	$V_{BG} = 5\text{ V}$ ; $I_L = 2\text{ A}$ ; $t_p = 300\text{ }\mu\text{s}$	-	36	48	$\text{m}\Omega$

### INPUT CHARACTERISTICS

$T_{mb} = 25\text{ }^{\circ}\text{C}$ ;  $V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_i$	Input current	$V_{IG} = 5\text{ V}$	35	60	100	$\mu\text{A}$
$V_{IG}$	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7	8	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.4	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	1.7	-	V
$\Delta V_{IG}$	Input turn-on hysteresis		-	0.4	-	V

<sup>1</sup> On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

<sup>2</sup> Defined as in ISO 10483-1.

<sup>3</sup> This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

<sup>4</sup> This is the continuous current drawn from the battery with no load connected, but with the input high.

<sup>5</sup> The measured current is in the load pin only.

<sup>6</sup> The supply and input voltage for the  $R_{ON}$  tests are continuous. The specified pulse duration  $t_p$  refers only to the applied load current.

# PowerMOS transistor TOPFET high side switch

## BUK202-50X

### PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load <sup>1</sup>	1	0	1	150	450	750	mA
	Open circuit load	0	1	0				
$T_{J(TO)}$	Over temperature <sup>2</sup>	1	0	0	150	175	-	°C
	Over temperature <sup>3</sup>	0	0	0				
$V_{BL(TO)}$	Short circuit load <sup>4</sup>	1	0	0	6	8	10	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage <sup>5</sup>	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage <sup>6</sup>	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

### STATUS CHARACTERISTICS

$T_{Tmb} = 25\text{ °C}$ .

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SG}$	Status clamping voltage	$I_S = 100\ \mu\text{A}$	6	7	8	V
$V_{SG}$	Status low voltage	$I_S = 50\ \mu\text{A}; V_{BG} = 13\ \text{V}$	-	0.7	0.8	V
$I_S$	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	$\mu\text{A}$
$I_S$	Status saturation current <sup>7</sup>	$V_{SS} = 5\ \text{V}; R_S = 0\ \Omega; V_{BG} = 13\ \text{V}$	-	9	-	mA
	<b>Application information</b>					
$R_S$	External pull-up resistor <sup>8</sup>	$V_{SS} = 5\ \text{V}$	-	100	-	k $\Omega$

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 230 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.5 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.1 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.



**PowerMOS transistor  
TOPFET high side switch**
**BUK202-50X**
**DYNAMIC CHARACTERISTICS**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ ;  $V_{BG} = 13\text{ V}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	<b>Inductive load turn-off</b> Negative load voltage <sup>1</sup>	$V_{IG} = 0\text{ V}$ ; $I_L = 10\text{ A}$ ; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{d\ sc}$	<b>Short circuit load protection<sup>2</sup></b> Response time	$V_{IG} = 5\text{ V}$ ; $R_L \leq 10\text{ m}\Omega$ $V_{IG} = 5\text{ V}$	-	160	-	$\mu\text{s}$
$I_L$	Load current prior to turn-off	$t < t_{d\ sc}$	-	42	-	A
$I_{L(lim)}$	<b>Overload protection<sup>3</sup></b> Load current limiting	eg $R_L \approx 0.25\text{ }\Omega$ $V_{BL} = 6\text{ V}$ ; $t_p = 1\text{ ms}$	20	35	60	A

**SWITCHING CHARACTERISTICS**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ ,  $V_{BG} = 13\text{ V}$ , for resistive load  $R_L = 13\text{ }\Omega$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	<b>During turn-on</b> Delay time	to $V_{IG} = 5\text{ V}$ to $10\% V_L$	-	16	-	$\mu\text{s}$
$dV/dt_{on}$	Rate of rise of load voltage		-	0.7	2	V/ $\mu\text{s}$
$t_{on}$	Total switching time	to $90\% V_L$	-	140	-	$\mu\text{s}$
$t_{d\ off}$	<b>During turn-off</b> Delay time	to $V_{IG} = 0\text{ V}$ to $90\% V_L$	-	40	-	$\mu\text{s}$
$dV/dt_{off}$	Rate of fall of load voltage		-	0.7	2	V/ $\mu\text{s}$
$t_{off}$	Total switching time	to $10\% V_L$	-	70	-	$\mu\text{s}$

**CAPACITANCES**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$ ;  $f = 1\text{ MHz}$ ;  $V_{IG} = 0\text{ V}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{ig}$	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
$C_{bl}$	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	500	700	pF
$C_{sg}$	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF

**1** For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

**2** The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

**3** If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than  $V_{BL(To)}$ , the device remains in current limiting until the overtemperature protection operates.

PowerMOS transistor  
TOPFET high side switch

BUK202-50X




Fig. 4. High side switch measurements schematic. (current and voltage conventions)




Fig. 7. Typical on-state characteristics,  $T_j = 25\text{ }^\circ\text{C}$ .  $I_L = f(V_{BL})$ ; parameter  $V_{BG}$ ;  $t_p = 250\text{ }\mu\text{s}$




Fig. 5. Normalised limiting power dissipation.  $P_D\% = 100 \cdot P_D / P_D(25\text{ }^\circ\text{C}) = f(T_{mb})$




Fig. 8. Typical on-state resistance,  $T_j = 25\text{ }^\circ\text{C}$ .  $R_{ON} = f(V_{BG})$ ; conditions:  $I_L = 10\text{ A}$ ;  $t_p = 300\text{ }\mu\text{s}$




Fig. 6. Limiting continuous on-state load current.  $I_L = f(T_{mb})$ ; conditions:  $V_{IG} = 5\text{ V}$ ,  $V_{BG} = 13\text{ V}$










Fig. 9. Typical on-state resistance,  $t_p = 300\text{ }\mu\text{s}$ .  $R_{ON} = f(T_j)$ ; parameter  $V_{BG}$ ; condition  $I_L = 2\text{ A}$







PowerMOS transistor  
TOPFET high side switch

BUK202-50X









PowerMOS transistor  
TOPFET high side switch

BUK202-50X



PowerMOS transistor  
TOPFET high side switch

BUK202-50X



PowerMOS transistor  
TOPFET high side switch

BUK202-50X




Fig.28. Typical negative load clamping voltage.  
 $V_{LG} = f(T_j)$ ; parameter  $I_L$ ; condition  $V_{IG} = 0$  V.




Fig.31. Typical reverse diode characteristic.  
 $I_L = f(V_{BL})$ ; conditions  $V_{IG} = 0$  V,  $T_j = 25$  °C




Fig.29. Typical battery to load clamping voltage.  
 $V_{BL} = f(T_j)$ ; parameter  $I_L$ ; condition  $I_G = 5$  mA.




Fig.32. Typical output capacitance.  $T_{mb} = 25$  °C  
 $C_{bl} = f(V_{BL})$ ; conditions  $f = 1$  MHz,  $V_{IG} = 0$  V




Fig.30. Typical reverse battery characteristic.  
 $I_G = f(V_{BG})$ ; conditions  $I_L = 0$  A,  $T_j = 25$  °C








Fig.33. Typical overload characteristic,  $T_{mb} = 25$  °C.  
 $I_L = f(V_{BL})$ ; condition  $V_{BG} = 13$  V; parameter  $t_p$

PowerMOS transistor  
TOPFET high side switch

BUK202-50X



# PowerMOS transistor TOPFET high side switch

**BUK202-50Y**

## DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic envelope, configured as a single high side switch.

## APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
$I_L$	Nominal load current (ISO)	9	A
SYMBOL	PARAMETER	MAX.	UNIT
$V_{BG}$	Continuous off-state supply voltage	50	V
$I_L$	Continuous load current	20	A
$T_j$	Continuous junction temperature	150	°C
$R_{ON}$	On-state resistance	38	mΩ

## FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection


## FUNCTIONAL BLOCK DIAGRAM




## PINNING - SOT263

PIN	DESCRIPTION
1	Ground
2	Input
3	Battery (+ve supply)
4	Status
5	Load
tab	connected to pin 3

## PIN CONFIGURATION



## SYMBOL





# PowerMOS transistor TOPFET high side switch

## BUK202-50Y

### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{BG}$	<b>Battery voltages</b> Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	<b>Reverse battery voltages<sup>1</sup></b> Repetitive peak supply voltage	External resistors: $R_1 = R_s \geq 4.7 \text{ k}\Omega$ , $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_1 = R_s \geq 4.7 \text{ k}\Omega$	-	16	V
$I_L$	Continuous load current	$T_{mb} \leq 110 \text{ }^\circ\text{C}$	-	20	A
$P_D$	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature	-	-55	175	$^\circ\text{C}$
$T_j$	Continuous junction temperature <sup>2</sup>	-	-	150	$^\circ\text{C}$
$T_{sold}$	Lead temperature	during soldering	-	250	$^\circ\text{C}$
	<b>Input and status</b>				
$I_i$	Continuous input current	-	-5	5	mA
$I_s$	Continuous status current	-	-5	5	mA
$I_i$	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
$I_s$	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
	<b>Inductive load clamping</b>				
$E_{BL}$	Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.7	J

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$ ; $R = 1.5 \text{ k}\Omega$	-	2	kV

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	<b>Thermal resistance<sup>3</sup></b> Junction to mounting base	-	-	0.8	1	K/W
$R_{th \text{ j-a}}$	Junction to ambient	in free air	-	60	75	K/W

<sup>1</sup> Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

<sup>2</sup> For normal continuous operation. A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(To)}$  the over temperature trip operates to protect the switch.

<sup>3</sup> Of the output Power MOS transistor.

# PowerMOS transistor TOPFET high side switch

BUK202-50Y

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	<b>Clamping voltages</b>					
$V_{BG}$	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
$V_{BL}$	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
	<b>Supply voltage</b>	battery to ground				
$V_{BG}$	Operating range <sup>1</sup>	-	5	-	40	V
	<b>Currents</b>	$V_{BG} = 13\text{ V}$				
$I_L$	Nominal load current <sup>2</sup>	$V_{BL} = 0.5\text{ V}; T_{mb} = 85\text{ }^{\circ}\text{C}$	9	-	-	A
$I_B$	Quiescent current <sup>3</sup>	$V_{IG} = 0\text{ V}; V_{LG} = 0\text{ V}$	-	0.1	2	$\mu\text{A}$
$I_G$	Operating current <sup>4</sup>	$V_{IG} = 5\text{ V}; I_L = 0\text{ A}$	1.5	2.2	4	mA
$I_L$	Off-state load current <sup>5</sup>	$V_{BL} = 13\text{ V}; V_{IG} = 0\text{ V}$	-	0.1	1	$\mu\text{A}$
	<b>Resistances</b>					
$R_{ON}$	On-state resistance <sup>6</sup>	$V_{BG} = 13\text{ V}; I_L = 10\text{ A}; t_p = 300\text{ }\mu\text{s}$	-	28	38	m $\Omega$
$R_{ON}$	On-state resistance	$V_{BG} = 5\text{ V}; I_L = 2\text{ A}; t_p = 300\text{ }\mu\text{s}$	-	36	48	m $\Omega$
$R_G$	Internal ground resistance	$I_G = 10\text{ mA}$	-	150	-	$\Omega$

## INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}; V_{BG} = 13\text{ V}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_i$	Input current	$V_{IG} = 5\text{ V}$	35	60	100	$\mu\text{A}$
$V_{IG}$	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7.5	8.5	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.7	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	2	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the supply when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the supply with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the  $R_{ON}$  tests are continuous. The specified pulse duration  $t_p$  refers only to the applied load current.

# PowerMOS transistor TOFET high side switch

BUK202-50Y

## PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load <sup>1</sup>	1	0	1	150	450	750	mA
	Open circuit load	0	1	0				
$T_{j(TO)}$	Over temperature <sup>2</sup>	1	0	0	150	175	-	°C
	Over temperature <sup>3</sup>	0	0	0				
$V_{BL(TO)}$	Short circuit load <sup>10</sup>	1	0	0	6	8	10	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage <sup>5</sup>	X	1	0	3	4	5	V
$V_{BQ(LP)}$	High supply voltage <sup>6</sup>	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

## STATUS CHARACTERISTICS

$T_{mb} = 25$  °C.

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SG}$	Status clamping voltage	$I_S = 100 \mu A$ ; $V_{IG} = 0 V$	6	7	8	V
$V_{SG}$	Status low voltage	$I_S = 50 \mu A$ ; $V_{BG} = 13 V$ ; $V_{IG} = 5 V$	-	0.7	0.8	V
$I_S$	Status leakage current	$V_{SG} = 5 V$	-	0.1	1	$\mu A$
$I_S$	Status saturation current <sup>7</sup>	$V_{SS} = 5 V$ ; $R_S = 0 \Omega$ ; $V_{BG} = 13 V$	-	5	-	mA
$R_S$	<b>Application information</b> External pull-up resistor <sup>14</sup>	$V_{SS} = 5 V$	-	100	-	k $\Omega$

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 230 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.5 V.

6 Overvoltage sensor causes the device to switch off. Typical hysteresis equals 1.3 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

# PowerMOS transistor TOPFET high side switch

## BUK202-50Y

### DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}; V_{BG} = 13\text{ V}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	<b>Inductive load turn-off</b> Negative load voltage <sup>1</sup>	$V_{IG} = 0\text{ V}; I_L = 10\text{ A}; t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{dsc}$	<b>Short circuit load protection</b> <sup>2</sup> Response time	$V_{IG} = 5\text{ V}; R_L \leq 10\text{ m}\Omega$	-	160	-	$\mu\text{s}$
$I_L$	Load current prior to turn-off	$t < t_{dsc}$	-	42	-	A
$I_{L(tim)}$	<b>Overload protection</b> <sup>3</sup> Load current limiting	eg $R_L \approx 0.25\text{ }\Omega$ $V_{BL} = 6\text{ V}; t_p = 1\text{ ms}$	20	35	60	A

### SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}, V_{BG} = 13\text{ V}, \text{ for resistive load } R_L = 13\text{ }\Omega.$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{don}$	<b>During turn-on</b> Delay time	to $V_{IG} = 5\text{ V}$ to 10% $V_L$	-	16	-	$\mu\text{s}$
$dV/dt_{on}$	Rate of rise of load voltage		-	0.7	2	V/ $\mu\text{s}$
$t_{on}$	Total switching time	to 90% $V_L$	-	140	-	$\mu\text{s}$
$t_{doff}$	<b>During turn-off</b> Delay time	to $V_{IG} = 0\text{ V}$ to 90% $V_L$	-	40	-	$\mu\text{s}$
$dV/dt_{off}$	Rate of fall of load voltage		-	0.7	2	V/ $\mu\text{s}$
$t_{off}$	Total switching time	to 10% $V_L$	-	70	-	$\mu\text{s}$

### CAPACITANCES

 $T_{mb} = 25\text{ }^{\circ}\text{C}; f = 1\text{ MHz}; V_{IG} = 0\text{ V}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{ig}$	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
$C_{bl}$	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	500	700	pF
$C_{sg}$	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF

**1** For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

**2** The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

**3** If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than  $V_{BL(TO)}$ , the device remains in current limiting until the overtemperature protection operates.

PowerMOS transistor  
TOPFET high side switch

BUK202-50Y




Fig. 4. High side switch measurements schematic. (current and voltage conventions)




Fig. 7. Typical on-state characteristics,  $T_j = 25\text{ }^\circ\text{C}$ .  $I_L = f(V_{BL})$ ; parameter  $V_{BG}$ ;  $t_p = 250\text{ }\mu\text{s}$




Fig. 5. Normalised limiting power dissipation.  $P_D\% = 100 \cdot P_D / P_D(25\text{ }^\circ\text{C}) = f(T_{mb})$




Fig. 8. Typical on-state resistance,  $T_j = 25\text{ }^\circ\text{C}$ .  $R_{ON} = f(V_{BG})$ ; conditions:  $I_L = 10\text{ A}$ ;  $t_p = 300\text{ }\mu\text{s}$




Fig. 6. Limiting continuous on-state load current.  $I_L = f(T_{mb})$ ; conditions:  $V_{IG} = 5\text{ V}$ ,  $V_{BG} = 13\text{ V}$










Fig. 9. Typical on-state resistance,  $t_p = 300\text{ }\mu\text{s}$ .  $R_{ON} = f(T_j)$ ; parameter  $V_{BG}$ ; condition  $I_L = 2\text{ A}$







PowerMOS transistor  
TOPFET high side switch

BUK202-50Y









PowerMOS transistor  
TOPFET high side switch

BUK202-50Y



PowerMOS transistor  
TOPFET high side switch

BUK202-50Y





PowerMOS transistor  
TOPFET high side switch

BUK202-50Y




Fig.28. Typical negative load clamping voltage.  
 $V_{LG} = f(T_J)$ ; parameter  $I_L$ ; condition  $V_{IG} = 0\text{ V}$ .




Fig.31. Typical reverse diode characteristic.  
 $I_L = f(V_{BL})$ ; conditions  $V_{IG} = 0\text{ V}$ ,  $T_J = 25\text{ }^\circ\text{C}$




Fig.29. Typical battery to load clamping voltage.  
 $V_{BL} = f(T_J)$ ; parameter  $I_L$ ; condition  $I_G = 5\text{ mA}$ .




Fig.32. Typical output capacitance.  $T_{mb} = 25\text{ }^\circ\text{C}$   
 $C_{bl} = f(V_{BL})$ ; conditions  $f = 1\text{ MHz}$ ,  $V_{IG} = 0\text{ V}$




Fig.30. Typical reverse battery characteristic.  
 $I_G = f(V_{BG})$ ; conditions  $I_L = 0\text{ A}$ ,  $T_J = 25\text{ }^\circ\text{C}$








Fig.33. Typical overload characteristic,  $T_{mb} = 25\text{ }^\circ\text{C}$ .  
 $I_L = f(V_{BL})$ ; condition  $V_{BG} = 13\text{ V}$ ; parameter  $t_p$

PowerMOS transistor  
TOPFET high side switch

BUK202-50Y



# PowerMOS transistor TOFET high side switch

**BUK203-50X**

## DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic envelope, configured as a single high side switch.

## APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
$I_L$	Nominal load current (ISO)	1.6	A
SYMBOL	PARAMETER	MAX.	UNIT
$V_{BG}$	Continuous off-state supply voltage	50	V
$I_L$	Continuous load current	4	A
$T_j$	Continuous junction temperature	150	°C
$R_{ON}$	On-state resistance	220	mΩ

## FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input with hysteresis
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection with external ground resistor


## FUNCTIONAL BLOCK DIAGRAM




## PINNING - SOT263

PIN	DESCRIPTION
1	Ground
2	Input
3	Battery (+ve supply)
4	Status
5	Load
tab	connected to pin 3

## PIN CONFIGURATION



## SYMBOL



# PowerMOS transistor TOPFET high side switch

## BUK203-50X

### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{BG}$	<b>Battery voltages</b> Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	<b>Reverse battery voltages<sup>1</sup></b> Repetitive peak supply voltage	External resistors: $R_G \geq 150 \Omega$ ; $R_I = R_S \geq 4.7 \text{ k}\Omega$ , $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_G \geq 150 \Omega$ ; $R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
$I_L$	Continuous load current	$T_{mb} \leq 110 \text{ }^\circ\text{C}$	-	4	A
$P_D$	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	50	W
$T_{stg}$	Storage temperature	-	-55	175	$^\circ\text{C}$
$T_j$	Continuous junction temperature <sup>2</sup>	-	-	150	$^\circ\text{C}$
$T_{sold}$	Lead temperature	during soldering	-	250	$^\circ\text{C}$
	<b>Input and status</b>				
$I_i$	Continuous input current	-	-5	5	mA
$I_s$	Continuous status current	-	-5	5	mA
$I_i$	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
$I_s$	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
	<b>Inductive load clamping</b>				
$E_{BL}$	Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.4	J

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$ ; $R = 1.5 \text{ k}\Omega$	-	2	kV

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	<b>Thermal resistance<sup>3</sup></b> Junction to mounting base	-	-	2	2.5	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	75	K/W

1 Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

2 For normal continuous operation. A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(TO)}$  the over temperature trip operates to protect the switch.

3 Of the output Power MOS transistor.

# PowerMOS transistor TOFET high side switch

## BUK203-50X

### STATIC CHARACTERISTICS

$T_{mb} = 25\text{ °C}$  unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{BG}$	<b>Clamping voltages</b>					
$V_{BG}$	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
$V_{BL}$	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
$V_{BG}$	<b>Supply voltage</b>	battery to ground				
	Operating range <sup>1</sup>	-	5	-	40	V
	<b>Currents</b>	$V_{BG} = 13\text{ V}$				
$I_L$	Nominal load current <sup>2</sup>	$V_{BL} = 0.5\text{ V}; T_{mb} = 85\text{ °C}$	1.6	-	-	A
$I_B$	Quiescent current <sup>3</sup>	$V_{IG} = 0\text{ V}; V_{LG} = 0\text{ V}$	-	0.1	2	$\mu\text{A}$
$I_G$	Operating current <sup>4</sup>	$V_{IG} = 5\text{ V}; I_L = 0\text{ A}$	1.5	2.2	4	mA
$I_L$	Off-state load current <sup>5</sup>	$V_{BL} = 13\text{ V}; V_{IG} = 0\text{ V}$	-	0.1	1	$\mu\text{A}$
	<b>Resistances</b>					
$R_{ON}$	On-state resistance <sup>6</sup>	$V_{BG} = 13\text{ V}; I_L = 2\text{ A}; t_p = 300\text{ }\mu\text{s}$	-	160	220	$\text{m}\Omega$
$R_{ON}$	On-state resistance	$V_{BG} = 5\text{ V}; I_L = 0.5\text{ A}; t_p = 300\text{ }\mu\text{s}$	-	225	320	$\text{m}\Omega$

### INPUT CHARACTERISTICS

$T_{mb} = 25\text{ °C}; V_{BG} = 13\text{ V}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_i$	Input current	$V_{IG} = 5\text{ V}$	35	60	100	$\mu\text{A}$
$V_{IG}$	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7	8	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.4	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	1.7	-	V
$\Delta V_{IG}$	Input turn-on hysteresis		-	0.4	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the battery with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the  $R_{ON}$  tests are continuous. The specified pulse duration  $t_p$  refers only to the applied load current.

# PowerMOS transistor TOPFET high side switch

## BUK203-50X

### PROTECTION FUNCTIONS AND STATUS INDICATIONS

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load <sup>1</sup>	1	0	1	30	90	150	mA
	Open circuit load	0	1	0				
$T_{J(TO)}$	Over temperature <sup>2</sup>	1	0	0	150	175	-	°C
	Over temperature <sup>3</sup>	0	0	0				
$V_{BL(TO)}$	Short circuit load <sup>4</sup>	1	0	0	6	8	10	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage <sup>11</sup>	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage <sup>6</sup>	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

### STATUS CHARACTERISTICS

$T_{mb} = 25\text{ °C}$ .

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SG}$	Status clamping voltage	$I_s = 100\ \mu\text{A}$	6	7	8	V
$V_{SG}$	Status low voltage	$I_s = 50\ \mu\text{A}; V_{BG} = 13\ \text{V}$	-	0.7	0.8	V
$I_s$	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	$\mu\text{A}$
$I_s$	Status saturation current <sup>7</sup>	$V_{SS} = 5\ \text{V}; R_s = 0\ \Omega; V_{BG} = 13\ \text{V}$	-	9	-	mA
	<b>Application information</b>					
$R_s$	External pull-up resistor <sup>8</sup>	$V_{SS} = 5\ \text{V}$	-	100	-	k $\Omega$

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 25 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.5 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.1 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

# PowerMOS transistor TOPFET high side switch

BUK203-50X

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ ;  $V_{BG} = 13\text{ V}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	<b>Inductive load turn-off</b> Negative load voltage <sup>1</sup>	$V_{IG} = 0\text{ V}$ ; $I_L = 2\text{ A}$ ; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{d\ sc}$	<b>Short circuit load protection<sup>2</sup></b> Response time	$V_{IG} = 5\text{ V}$ ; $R_L \leq 10\text{ m}\Omega$ $V_{IG} = 5\text{ V}$	-	160	-	$\mu\text{s}$
$I_L$	Load current prior to turn-off	$t < t_{d\ sc}$	-	11	-	A
$I_{L(lim)}$	<b>Overload protection<sup>3</sup></b> Load current limiting	eg $R_L \approx 1\text{ }\Omega$ $V_{BL} = 6\text{ V}$ ; $t_p = 1\text{ ms}$	4	11	18	A

## SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ ,  $V_{BG} = 13\text{ V}$ , for resistive load  $R_L = 13\text{ }\Omega$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	<b>During turn-on</b> Delay time	to $V_{IG} = 5\text{ V}$ to 10% $V_L$	-	16	-	$\mu\text{s}$
$dV/dt_{on}$	Rate of rise of load voltage		-	1.3	3	V/ $\mu\text{s}$
$t_{on}$	Total switching time	to 90% $V_L$	-	40	-	$\mu\text{s}$
$t_{d\ off}$	<b>During turn-off</b> Delay time	to $V_{IG} = 0\text{ V}$ to 90% $V_L$	-	20	-	$\mu\text{s}$
$dV/dt_{off}$	Rate of fall of load voltage		-	1.6	3	V/ $\mu\text{s}$
$t_{off}$	Total switching time	to 10% $V_L$	-	35	-	$\mu\text{s}$

## CAPACITANCES

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ ;  $f = 1\text{ MHz}$ ;  $V_{IG} = 0\text{ V}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{ig}$	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
$C_{bl}$	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	120	170	pF
$C_{sg}$	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF

1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than  $V_{BL(TO)}$ , the device remains in current limiting until the overtemperature protection operates.

PowerMOS transistor  
TOPFET high side switch

BUK203-50X




Fig. 4. High side switch measurements schematic. (current and voltage conventions)




Fig. 7. Typical on-state characteristics, T<sub>j</sub> = 25 °C. I<sub>L</sub> = f(V<sub>BL</sub>); parameter V<sub>BG</sub>; t<sub>p</sub> = 250 μs




Fig. 5. Normalised limiting power dissipation. P<sub>D</sub>% = 100 · P<sub>D</sub> / P<sub>D</sub>(25 °C) = f(T<sub>mb</sub>)




Fig. 8. Typical on-state resistance, T<sub>j</sub> = 25 °C. R<sub>ON</sub> = f(V<sub>BG</sub>); conditions: I<sub>L</sub> = 2 A; t<sub>p</sub> = 300 μs




Fig. 6. Limiting continuous on-state load current. I<sub>L</sub> = f(T<sub>mb</sub>); conditions: V<sub>IG</sub> = 5 V, V<sub>BG</sub> = 13 V










Fig. 9. Typical on-state resistance, t<sub>p</sub> = 300 μs. R<sub>ON</sub> = f(T<sub>j</sub>); parameter V<sub>BG</sub>; condition I<sub>L</sub> = 0.5 A









PowerMOS transistor  
TOPFET high side switch

BUK203-50X



PowerMOS transistor  
TOPFET high side switch

BUK203-50X



PowerMOS transistor  
TOPFET high side switch

BUK203-50X




Fig.22. Typical status clamping voltage,  $V_{SG} = f(T_j)$ .  
conditions  $I_S = 100 \mu A$ ,  $V_{BG} = 13 V$




Fig.25. Supply typical overvoltage thresholds.  
 $V_{BG(LP)} = f(T_j)$ ; conditions  $V_{IG} = 5 V$ ;  $I_L = 100 mA$




Fig.23. Low load current detection threshold.  
 $I_{L(OC)} = f(T_j)$ ; conditions  $V_{IG} = 5 V$ ;  $V_{BG} = 13 V$




Fig.26. Typical battery to ground clamping voltage.  
 $V_{BG} = f(T_j)$ ; parameter  $I_G$




Fig.24. Supply typical undervoltage thresholds.  
 $V_{BG(TO)} = f(T_j)$ ; conditions  $V_{IG} = 3 V$ ;  $I_L = 100 mA$




Fig.27. Typical negative load clamping characteristic.  
 $I_L = f(V_{LG})$ ; conditions  $V_{IG} = 0 V$ ,  $t_p = 300 \mu s$ ,  $25^\circ C$

PowerMOS transistor  
TOPFET high side switch

BUK203-50X




Fig.28. Typical negative load clamping voltage.  
 $V_{LG} = f(T_j)$ ; parameter  $I_L$ ; condition  $V_{IG} = 0\text{ V}$ .




Fig.31. Typical reverse diode characteristic.  
 $I_L = f(V_{BL})$ ; conditions  $V_{IG} = 0\text{ V}$ ,  $T_j = 25\text{ }^\circ\text{C}$




Fig.29. Typical battery to load clamping voltage.  
 $V_{BL} = f(T_j)$ ; parameter  $I_L$ ; condition  $I_G = 5\text{ mA}$ .




Fig.32. Typical output capacitance.  $T_{mb} = 25\text{ }^\circ\text{C}$   
 $C_{bl} = f(V_{BL})$ ; conditions  $f = 1\text{ MHz}$ ,  $V_{IG} = 0\text{ V}$




Fig.30. Typical reverse battery characteristic.  
 $I_G = f(V_{BG})$ ; conditions  $I_L = 0\text{ A}$ ,  $T_j = 25\text{ }^\circ\text{C}$








Fig.33. Typical overload characteristic,  $T_{mb} = 25\text{ }^\circ\text{C}$ .  
 $I_L = f(V_{BL})$ ; condition  $V_{BG} = 13\text{ V}$ ; parameter  $t_p$

PowerMOS transistor  
TOPFET high side switch

BUK203-50X



# PowerMOS transistor TOPFET high side switch

**BUK203-50Y**

## DESCRIPTION

Monolithic temperature and overload protected power switch based on MOSFET technology in a 5 pin plastic envelope, configured as a single high side switch.

## APPLICATIONS

General controller for driving lamps, motors, solenoids, heaters.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	UNIT
$I_L$	Nominal load current (ISO)	1.6	A
SYMBOL	PARAMETER	MAX.	UNIT
$V_{BG}$	Continuous off-state supply voltage	50	V
$I_L$	Continuous load current	4	A
$T_j$	Continuous junction temperature	150	$^{\circ}\text{C}$
$R_{ON}$	On-state resistance	220	$\text{m}\Omega$

## FEATURES

- Vertical power DMOS switch
- Low on-state resistance
- 5 V logic compatible input
- Overtemperature protection - self resets with hysteresis
- Overload protection against short circuit load with output current limiting; latched - reset by input
- High supply voltage load protection
- Supply undervoltage lock out
- Status indication for overload protection activated
- Diagnostic status indication of open circuit load
- Very low quiescent current
- Voltage clamping for turn off of inductive loads
- ESD protection on all pins
- Reverse battery and overvoltage protection


## FUNCTIONAL BLOCK DIAGRAM




## PINNING - SOT263

PIN	DESCRIPTION
1	Ground
2	Input
3	Battery (+ve supply)
4	Status
5	Load
tab	connected to pin 3

## PIN CONFIGURATION



## SYMBOL



**PowerMOS transistor  
TOPFET high side switch**
**BUK203-50Y**
**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{BG}$	<b>Battery voltages</b> Continuous off-state supply voltage	-	0	50	V
$-V_{BG}$	<b>Reverse battery voltages<sup>1</sup></b> Repetitive peak supply voltage	External resistors: $R_I = R_S \geq 4.7 \text{ k}\Omega$ , $\delta \leq 0.1$	-	32	V
$-V_{BG}$	Continuous reverse supply voltage	$R_I = R_S \geq 4.7 \text{ k}\Omega$	-	16	V
$I_L$	Continuous load current	$T_{mb} \leq 110 \text{ }^\circ\text{C}$	-	4	A
$P_D$	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	50	W
$T_{stg}$	Storage temperature	-	-55	175	$^\circ\text{C}$
$T_j$	Continuous junction temperature <sup>2</sup>	-	-	150	$^\circ\text{C}$
$T_{sold}$	Lead temperature	during soldering	-	250	$^\circ\text{C}$
$I_i$	<b>Input and status</b> Continuous input current	-	-5	5	mA
$I_s$	Continuous status current	-	-5	5	mA
$I_i$	Repetitive peak input current	$\delta \leq 0.1$	-20	20	mA
$I_s$	Repetitive peak status current	$\delta \leq 0.1$	-20	20	mA
$E_{BL}$	<b>Inductive load clamping</b> Non-repetitive clamping energy	$T_{mb} = 150 \text{ }^\circ\text{C}$ prior to turn-off	-	1.4	J

**ESD LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}$ ; $R = 1.5 \text{ k}\Omega$	-	2	kV

**THERMAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	<b>Thermal resistance<sup>3</sup></b> Junction to mounting base	-	-	2	2.5	K/W
$R_{th\ j-a}$	Junction to ambient	in free air	-	60	75	K/W

<sup>1</sup> Reverse battery voltage is allowed only with external input and status resistors to limit the currents to a safe value.

<sup>2</sup> For normal continuous operation. A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(To)}$  the over temperature trip operates to protect the switch.

<sup>3</sup> Of the output Power MOS transistor.

# PowerMOS transistor TOPFET high side switch

BUK203-50Y

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Clamping voltages</b>						
$V_{BG}$	Battery to ground	$I_G = 1\text{ mA}$	50	55	65	V
$V_{BL}$	Battery to load	$I_L = I_G = 1\text{ mA}$	50	55	65	V
$-V_{LG}$	Negative load to ground	$I_L = 1\text{ mA}$	12	17	21	V
<b>Supply voltage</b>						
$V_{BG}$	Operating range <sup>1</sup>	battery to ground -	5	-	40	V
<b>Currents</b>						
$I_L$	Nominal load current <sup>2</sup>	$V_{BG} = 13\text{ V}$ $V_{BL} = 0.5\text{ V}$ ; $T_{mb} = 85\text{ }^{\circ}\text{C}$	1.6	-	-	A
$I_B$	Quiescent current <sup>3</sup>	$V_{IG} = 0\text{ V}$ ; $V_{LG} = 0\text{ V}$	-	0.1	2	$\mu\text{A}$
$I_G$	Operating current <sup>4</sup>	$V_{IG} = 5\text{ V}$ ; $I_L = 0\text{ A}$	1.5	2.2	4	mA
$I_L$	Off-state load current <sup>5</sup>	$V_{BL} = 13\text{ V}$ ; $V_{IG} = 0\text{ V}$	-	0.1	1	$\mu\text{A}$
<b>Resistances</b>						
$R_{ON}$	On-state resistance <sup>9</sup>	$V_{BG} = 13\text{ V}$ ; $I_L = 2\text{ A}$ ; $t_p = 300\text{ }\mu\text{s}$	-	160	220	m $\Omega$
$R_{ON}$	On-state resistance	$V_{BG} = 5\text{ V}$ ; $I_L = 0.5\text{ A}$ ; $t_p = 300\text{ }\mu\text{s}$	-	225	320	m $\Omega$
$R_G$	Internal ground resistance	$I_G = 10\text{ mA}$	-	150	-	$\Omega$

## INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ ;  $V_{BG} = 13\text{ V}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_i$	Input current	$V_{IG} = 5\text{ V}$	35	60	100	$\mu\text{A}$
$V_{IG}$	Input clamping voltage	$I_i = 200\text{ }\mu\text{A}$	6	7.5	8.5	V
$V_{IG(ON)}$	Input turn-on threshold voltage		-	2.1	2.7	V
$V_{IG(OFF)}$	Input turn-off threshold voltage		1.5	2	-	V

1 On-state resistance is increased if the supply voltage is less than 9 V. Refer to figure 8.

2 Defined as in ISO 10483-1.

3 This is the continuous current drawn from the battery when the input is low and includes leakage current to the load.

4 This is the continuous current drawn from the battery with no load connected, but with the input high.

5 The measured current is in the load pin only.

6 The supply and input voltage for the  $R_{ON}$  tests are continuous. The specified pulse duration  $t_p$  refers only to the applied load current.



**PowerMOS transistor  
TOPFET high side switch**

BUK203-50Y

**PROTECTION FUNCTIONS AND STATUS INDICATIONS**

Truth table for normal, open-circuit load and overload conditions and abnormal supply voltages.

FUNCTIONS		TRUTH TABLE			THRESHOLD			
SYMBOL	CONDITION	INPUT	STATUS	OUTPUT	MIN.	TYP.	MAX.	UNIT
	Normal on-state	1	1	1				
	Normal off-state	0	1	0				
$I_{L(OC)}$	Open circuit load <sup>1</sup>	1	0	1	30	90	150	mA
	Open circuit load	0	1	0				
$T_{J(TO)}$	Over temperature <sup>2</sup>	1	0	0	150	175	-	°C
	Over temperature <sup>3</sup>	0	0	0				
$V_{BL(TO)}$	Short circuit load <sup>4</sup>	1	0	0	6	8	10	V
	Short circuit load	0	1	0				
$V_{BG(TO)}$	Low supply voltage <sup>5</sup>	X	1	0	3	4	5	V
$V_{BG(LP)}$	High supply voltage <sup>6</sup>	X	1	0	40	45	50	V

For input '0' equals low, '1' equals high, 'X' equals don't care.

For status '0' equals low, '1' equals open or high.

For output switch '0' equals off, '1' equals on.

**STATUS CHARACTERISTICS**
 $T_{mb} = 25\text{ °C}$ .

The status output is an open drain transistor, and requires an external pull-up circuit to indicate a logic high.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SG}$	Status clamping voltage	$I_S = 100\ \mu\text{A}$ ; $V_{IG} = 0\ \text{V}$	6	7	8	V
$V_{SG}$	Status low voltage	$I_S = 50\ \mu\text{A}$ ; $V_{BG} = 13\ \text{V}$ ; $V_{IG} = 5\ \text{V}$	-	0.7	0.8	V
$I_S$	Status leakage current	$V_{SG} = 5\ \text{V}$	-	0.1	1	$\mu\text{A}$
$I_S$	Status saturation current <sup>7</sup>	$V_{SS} = 5\ \text{V}$ ; $R_S = 0\ \Omega$ ; $V_{BG} = 13\ \text{V}$	-	5	-	mA
	<b>Application information</b>					
$R_S$	External pull-up resistor <sup>8</sup>	$V_{SS} = 5\ \text{V}$	-	100	-	k $\Omega$

1 In the on-state, the switch detects whether the load current is less than the quoted open load threshold current. This is for status indication only. Typical hysteresis equals 25 mA. The thresholds are specified for supply voltage within the normal working range.

2 After cooling below the reset temperature the switch will resume normal operation. The reset temperature is lower than the trip temperature by typically 10 °C.

3 If the overtemperature protection has operated, status remains low to indicate the overtemperature condition even if the input is taken low, providing the device has not cooled below the reset temperature.

4 After short circuit protection has operated, the input voltage must be toggled low for the switch to resume normal operation.

5 Undervoltage sensor causes the device to switch off. Typical hysteresis equals 0.7 V.

6 Overvoltage sensor causes the device to switch off to protect the load. Typical hysteresis equals 1.3 V.

7 In a fault condition with the pull-up resistor short circuited while the status transistor is conducting.

8 The pull-up resistor also protects the status pin during reverse battery conditions.

# PowerMOS transistor TOPFET high side switch

BUK203-50Y

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ ;  $V_{BG} = 13\text{ V}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{LG}$	<b>Inductive load turn-off</b> Negative load voltage <sup>1</sup>	$V_{IG} = 0\text{ V}$ ; $I_L = 2\text{ A}$ ; $t_p = 300\text{ }\mu\text{s}$	15	20	25	V
$t_{d\ sc}$ $I_L$	<b>Short circuit load protection<sup>2</sup></b> Response time Load current prior to turn-off	$V_{IG} = 5\text{ V}$ ; $R_L \leq 10\text{ m}\Omega$ $t < t_{d\ sc}$	- -	160 11	- -	$\mu\text{s}$ A
$I_{L(lim)}$	<b>Overload protection<sup>3</sup></b> Load current limiting	eg $R_L \approx 1\text{ }\Omega$ $V_{BL} = 6\text{ V}$ ; $t_p = 1\text{ ms}$	4	11	18	A

## SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ ,  $V_{BG} = 13\text{ V}$ , for resistive load  $R_L = 13\text{ }\Omega$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$ $dV/dt_{on}$	<b>During turn-on</b> Delay time Rate of rise of load voltage	to $V_{IG} = 5\text{ V}$ to 10% $V_L$	- -	16 1.3	- 3	$\mu\text{s}$ $\text{V}/\mu\text{s}$
$t_{on}$	Total switching time	to 90% $V_L$	-	40	-	$\mu\text{s}$
$t_{d\ off}$ $dV/dt_{off}$ $t_{off}$	<b>During turn-off</b> Delay time Rate of fall of load voltage Total switching time	to $V_{IG} = 0\text{ V}$ to 90% $V_L$ to 10% $V_L$	- - -	20 1.6 35	- 3 -	$\mu\text{s}$ $\text{V}/\mu\text{s}$ $\mu\text{s}$

## CAPACITANCES

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ ;  $f = 1\text{ MHz}$ ;  $V_{IG} = 0\text{ V}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{ig}$	Input capacitance	$V_{BG} = 13\text{ V}$	-	15	20	pF
$C_{bi}$	Output capacitance	$V_{BL} = V_{BG} = 13\text{ V}$	-	120	170	pF
$C_{sg}$	Status capacitance	$V_{SG} = 5\text{ V}$	-	11	15	pF







1 For a high side switch, the load pin voltage goes negative with respect to ground during the turn-off of an inductive load. This negative voltage is clamped by the device.

2 The load current is self-limited during the response time for short circuit load protection. Response time is measured from when input goes high.

3 If the load resistance is low, but not a complete short circuit, such that the on-state voltage remains less than  $V_{BL(To)}$ , the device remains in current limiting until the overtemperature protection operates.







PowerMOS transistor  
TOPFET high side switch

BUK203-50Y









PowerMOS transistor  
TOPFET high side switch

BUK203-50Y









PowerMOS transistor  
TOPFET high side switch

BUK203-50Y









PowerMOS transistor  
TOPFET high side switch

BUK203-50Y







PowerMOS transistor  
TOPFET high side switch

BUK203-50Y



PowerMOS transistor  
TOPFET high side switch

BUK203-50Y





## PowerMOS transistor

BUK442-100A/B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK442</b>			
$V_{DS}$	Drain-source voltage	<b>-100A</b> 100	<b>-100B</b> 100	V
$I_D$	Drain current (DC)	6.6	6.1	A
$P_{tot}$	Total power dissipation	22	22	W
$T_j$	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.25	0.3	$\Omega$


## PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	<b>-100A</b> 6.6	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	4.1	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	26	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	22	W
$T_{sig}$	Storage temperature	-	-55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{thj-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5.68	K/W
$R_{thj-a}$	Thermal resistance junction to ambient		-	55	-	K/W

## PowerMOS transistor

BUK442-100A/B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 5.5\text{ A}$	-	0.22	0.25	$\Omega$
		<b>BUK442-100A</b>	-	0.25	0.3	$\Omega$
		<b>BUK442-100B</b>	-	0.25	0.3	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5.5\text{ A}$	3	4.2	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	$\text{pF}$
$C_{oss}$	Output capacitance		-	90	120	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	35	50	$\text{pF}$
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	9	14	ns
$t_r$	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	25	40	ns
$t_{d\text{off}}$	Turn-off delay time		-	30	45	ns
$t_f$	Turn-off fall time		-	20	40	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	$\text{pF}$

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	6.6	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	26	A
$V_{SD}$	Diode forward voltage	$I_F = 6.6\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 6.6\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	80	-	ns
$Q_{rr}$	Reverse recovery charge		-	0.30	-	$\mu\text{C}$





PowerMOS transistor

BUK442-100A/B

**AVALANCHE LIMITING VALUE**







$T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 11\text{ A}$ ; $V_{DD} \leq 50\text{ V}$ ; $V_{GS} = 10\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	35	mJ









PowerMOS transistor

BUK442-100A/B



PowerMOS transistor

BUK442-100A/B



**PowerMOS transistor**

**BUK443-60A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK443</b>	<b>-60A</b>	<b>-60B</b>	
$V_{DS}$	Drain-source voltage	60	60	V
$I_D$	Drain current (DC)	13	12	A
$P_{tot}$	Total power dissipation	25	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.08	0.1	$\Omega$


**PINNING - SOT186**

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	<b>-60A</b> 13	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	8.2	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	52	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	25	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

## PowerMOS transistor

BUK443-60A/B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 9\text{ A}$	-	0.065	0.08	$\Omega$
		<b>BUK443-60A</b>	-	0.08	0.10	$\Omega$
		<b>BUK443-60B</b>	-	0.08	0.10	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 9\text{ A}$	4.5	6.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	650	825	pF
$C_{oss}$	Output capacitance		-	240	350	pF
$C_{rss}$	Feedback capacitance		-	120	160	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	10	20	ns
$t_{ron}$	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	35	55	ns
$t_{doff}$	Turn-off delay time		-	60	90	ns
$t_{f}$	Turn-off fall time		-	55	80	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	13	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	52	A
$V_{SD}$	Diode forward voltage	$I_F = 13\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 13\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge		-	0.20	-	$\mu\text{C}$





PowerMOS transistor

BUK443-60A/B

**AVALANCHE LIMITING VALUE**

$T_{hs} = 25\text{ }^\circ\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 22\text{ A}$ ; $V_{DD} \leq 25\text{ V}$ ; $V_{GS} = 10\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	50	mJ











PowerMOS transistor

BUK443-60A/B



PowerMOS transistor

BUK443-60A/B



## PowerMOS transistor

BUK443-100A/B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK443</b>	<b>-100A</b>	<b>-100B</b>	
$V_{DS}$	Drain-source voltage	100	100	V
$I_D$	Drain current (DC)	9	8	A
$P_{tot}$	Total power dissipation	25	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.16	0.2	$\Omega$


## PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	<b>-100A</b> 9	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	5.7	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	36	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	25	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_J$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\text{-}j\text{-}hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th\text{-}j\text{-}a}$	Thermal resistance junction to ambient		-	55	-	K/W

## PowerMOS transistor

BUK443-100A/B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 5\text{ A}$	-	0.15	0.16	$\Omega$
		<b>BUK443-100A</b>	-	0.17	0.2	$\Omega$
		<b>BUK443-100B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5\text{ A}$	4.0	5.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	660	825	pF
$C_{oss}$	Output capacitance		-	140	200	pF
$C_{rss}$	Feedback capacitance		-	60	100	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.9\text{ A}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	10	20	ns
$t_r$	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	25	40	ns
$t_{doff}$	Turn-off delay time		-	60	90	ns
$t_f$	Turn-off fall time		-	40	55	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	9	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	36	A
$V_{SD}$	Diode forward voltage	$I_F = 9\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 9\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	80	-	ns
$Q_{rr}$	Reverse recovery charge		-	0.5	-	$\mu\text{C}$





PowerMOS transistor

BUK443-100A/B

**AVALANCHE LIMITING VALUE**







$T_{hs} = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}$ ; $V_{DD} \leq 50\text{ V}$ ; $V_{GS} = 10\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	70	mJ









PowerMOS transistor

BUK443-100A/B



PowerMOS transistor

BUK443-100A/B



**PowerMOS transistor**

**BUK444-200A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
<b>BUK444</b>				
$V_{DS}$	Drain-source voltage	<b>-200A</b> 200	<b>-200B</b> 200	V
$I_D$	Drain current (DC)	5.3	4.7	A
$P_{tot}$	Total power dissipation	25	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.4	0.5	$\Omega$


**PINNING - SOT186**

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	200	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	<b>-200A</b> 5.3	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	3.3	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	21	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	25	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W



## PowerMOS transistor

BUK444-200A/B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 3.5\text{ A}$	-	0.35	0.4	$\Omega$
		<b>BUK444-200A</b>	-	0.4	0.5	$\Omega$
		<b>BUK444-200B</b>	-	0.4	0.5	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 3.5\text{ A}$	3.5	5.0	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	700	850	$\text{pF}$
$C_{oss}$	Output capacitance		-	100	160	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	50	80	$\text{pF}$
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.9\text{ A};$	-	12	20	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	70	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	80	120	ns
$t_f$	Turn-off fall time		-	40	60	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	$\text{pF}$

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	5.3	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	21	A
$V_{SD}$	Diode forward voltage	$I_F = 5.3\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 5.3\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	150	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.9	-	$\mu\text{C}$





PowerMOS transistor

BUK444-200A/B

**AVALANCHE LIMITING VALUE**

$T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 9\text{ A}$ ; $V_{DD} \leq 100\text{ V}$ ; $V_{GS} = 10\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	50	mJ



PowerMOS transistor

BUK444-200A/B




Fig. 5. Typical output characteristics,  $T_j = 25\text{ }^\circ\text{C}$ .  
 $I_D = f(V_{DS})$ ; parameter  $V_{GS}$




Fig. 8. Typical transconductance,  $T_j = 25\text{ }^\circ\text{C}$ .  
 $g_{fs} = f(I_D)$ ; conditions:  $V_{DS} = 25\text{ V}$




Fig. 6. Typical on-state resistance,  $T_j = 25\text{ }^\circ\text{C}$ .  
 $R_{DS(ON)} = f(I_D)$ ; parameter  $V_{GS}$




Fig. 9. Normalised drain-source on-state resistance.  
 $\bar{a} = R_{DS(ON)}/R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$ ;  $I_D = 3.5\text{ A}$ ;  $V_{GS} = 10\text{ V}$




Fig. 7. Typical transfer characteristics.  
 $I_D = f(V_{GS})$ ; conditions:  $V_{DS} = 25\text{ V}$ ; parameter  $T_j$




Fig. 10. Gate threshold voltage.  
 $V_{GS(T0)} = f(T_j)$ ; conditions:  $I_D = 1\text{ mA}$ ;  $V_{DS} = V_{GS}$

PowerMOS transistor

BUK444-200A/B




Fig. 11. Sub-threshold drain current.  
 $I_D = f(V_{GS})$ ; conditions:  $T_j = 25^\circ\text{C}$ ;  $V_{DS} = V_{GS}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ; parameter  $T_j$




Fig. 12. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ;  $f = 1\text{ MHz}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{hs})$ ; conditions:  $I_D = 9\text{ A}$




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 9\text{ A}$ ; parameter  $V_{DS}$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

**PowerMOS transistor**

**BUK444-400B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	400	V
$I_D$	Drain current (DC)	2.4	A
$P_{tot}$	Total power dissipation	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	1.8	$\Omega$


**PINNING - SOT186**

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	400	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	400	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	2.4	A
$I_{Dp}$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	1.5	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	9.6	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	25	W
$T_{stg}$	Storage temperature	-	- 55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{thj-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{thj-a}$	Thermal resistance junction to ambient		-	55	-	K/W

## PowerMOS transistor

BUK444-400B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	400	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.5\text{ A}$	-	1.6	1.8	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.5\text{ A}$	2.1	2.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	360	500	pF
$C_{oss}$	Output capacitance		-	60	80	pF
$C_{rss}$	Feedback capacitance		-	25	60	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.5\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$ $R_{gen} = 50\ \Omega$	-	15	20	ns
$t_r$	Turn-on rise time		-	40	60	ns
$t_{d\ off}$	Turn-off delay time		-	50	65	ns
$t_f$	Turn-off fall time		-	30	40	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	2.7	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	11	A
$V_{SD}$	Diode forward voltage	$I_F = 2.7\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.4	V
$t_{rr}$	Reverse recovery time	$I_F = 2.7\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	260	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	2.5	-	$\mu\text{C}$







PowerMOS transistor

BUK444-400B



PowerMOS transistor



BUK444-400B





PowerMOS transistor

BUK444-400B



## PowerMOS transistor

BUK444-500B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	500	V
$I_D$	Drain current (DC)	1.9	A
$P_{tot}$	Total power dissipation	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	2.8	$\Omega$


## PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	500	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	1.9	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	1.2	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	7.6	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	25	W
$T_{slg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base	with heatsink compound	-	-	5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

## PowerMOS transistor

BUK444-500B

**STATIC CHARACTERISTICS** $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	500	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.2\text{ A}$	-	2.4	2.8	$\Omega$

**DYNAMIC CHARACTERISTICS** $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.2\text{ A}$	1.9	2.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
$C_{oss}$	Output capacitance		-	55	80	pF
$C_{rss}$	Feedback capacitance		-	20	55	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.3\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	15	20	ns
$t_r$	Turn-on rise time		-	40	60	ns
$t_{doff}$	Turn-off delay time		-	50	65	ns
$t_f$	Turn-off fall time		-	30	40	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

**ISOLATION** $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	2.1	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	8.4	A
$V_{SD}$	Diode forward voltage	$I_F = 2.1\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 2.1\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	270	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	2.0	-	$\mu\text{C}$







PowerMOS transistor

BUK444-500B



PowerMOS transistor

BUK444-500B



PowerMOS transistor

BUK444-500B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 3.7$  A; parameter  $V_{DS}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$

**PowerMOS transistor**

**BUK444-600B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	600	V
$I_D$	Drain current (DC)	1.5	A
$P_{tot}$	Total power dissipation	25	W
$R_{DS(ON)}$	Drain-source on-state resistance	4.5	$\Omega$


**PINNING - SOT186**

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	600	V
$V_{DGR}$	Drain-gate voltage	-	-	600	V
$\pm V_{GS}$	Gate-source voltage	$R_{GS} = 20 \text{ k}\Omega$	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	1.5	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	0.95	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	6	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	25	W
$T_{stg}$	Storage temperature	-	- 55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	-	-	55	-	K/W

## PowerMOS transistor

BUK444-600B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	600	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.2\text{ A}$	-	4.0	4.5	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.2\text{ A}$	1.9	2.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	300	500	pF
$C_{oss}$	Output capacitance		-	50	80	pF
$C_{rss}$	Feedback capacitance		-	30	55	pF
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.1\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	15	20	ns
$t_r$	Turn-on rise time		-	40	60	ns
$t_{d(off)}$	Turn-off delay time		-	50	65	ns
$t_f$	Turn-off fall time		-	30	40	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS







 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	1.6	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	6.4	A
$V_{SD}$	Diode forward voltage	$I_F = 1.6\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 1.6\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	280	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	1.5	-	$\mu\text{C}$









PowerMOS transistor

BUK444-600B



PowerMOS transistor

BUK444-600B



PowerMOS transistor

BUK444-600B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 2.8$  A; parameter  $V_{DS}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$

## PowerMOS transistor

BUK444-800A/B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK444</b>	<b>-800A</b>	<b>-800B</b>	
$V_{DS}$	Drain-source voltage	800	800	V
$I_D$	Drain current (DC)	1.4	1.2	A
$P_{tot}$	Total power dissipation	30	30	W
$R_{DS(ON)}$	Drain-source on-state resistance	6.0	8.0	$\Omega$


## PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	800	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	800	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	<b>-800A</b> 1.4	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	0.9	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	5.6	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

## PowerMOS transistor

BUK444-800A/B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	800	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.0\text{ A}$	-	5.0	6.0	$\Omega$
		<b>BUK444-800A</b>	-	6.0	8.0	$\Omega$
		<b>BUK444-800B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.0\text{ A}$	1.0	2.3	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	450	750	pF
$C_{oss}$	Output capacitance		-	42	70	pF
$C_{rss}$	Feedback capacitance		-	15	30	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 1.9\text{ A}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	15	20	ns
$t_r$	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	25	40	ns
$t_{doff}$	Turn-off delay time		-	50	65	ns
$t_f$	Turn-off fall time		-	30	40	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	1.4	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	5.6	A
$V_{SD}$	Diode forward voltage	$I_F = 1.4\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 1.4\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	230	-	ns
$Q_{rr}$	Reverse recovery charge		-	1.9	-	$\mu\text{C}$







PowerMOS transistor

BUK444-800A/B





PowerMOS transistor

BUK444-800A/B



PowerMOS transistor

BUK444-800A/B





**PowerMOS transistor**

**BUK445-60A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
<b>BUK445</b>				
$V_{DS}$	Drain-source voltage	-60A 60	-60B 60	V
$I_D$	Drain current (DC)	21	20	A
$P_{tot}$	Total power dissipation	30	30	W
$T_J$	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.038	0.045	Ω


**PINNING - SOT186**

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	-60A 21	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	13	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	84	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
$T_{sig}$	Storage temperature	-	-55	150	°C
$T_J$	Junction Temperature	-	-	150	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th-j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
$R_{th-j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

## PowerMOS transistor

## BUK445-60A/B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 20\text{ A}$	-	0.03	0.038	$\Omega$
		<b>BUK445-60A</b>	-	0.04	0.045	$\Omega$
		<b>BUK445-60B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	8	13.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1650	2000	$\text{pF}$
$C_{oss}$	Output capacitance		-	560	750	$\text{pF}$
$C_{riss}$	Feedback capacitance		-	300	400	$\text{pF}$
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega; R_{gen} = 50\text{ }\Omega$	-	25	40	ns
$t_r$	Turn-on rise time		-	60	90	ns
$t_{d\text{ off}}$	Turn-off delay time		-	125	160	ns
$t_f$	Turn-off fall time		-	100	130	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	$\text{pF}$

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	21	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	84	A
$V_{SD}$	Diode forward voltage	$I_F = 21\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	1.8	V
$t_r$	Reverse recovery time	$I_F = 21\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge		-	0.25	-	$\mu\text{C}$





PowerMOS transistor

BUK445-60A/B

**AVALANCHE LIMITING VALUE**







$T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41\text{ A}$ ; $V_{DD} \leq 25\text{ V}$ ; $V_{GS} = 10\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	100	mJ









PowerMOS transistor

BUK445-60A/B



PowerMOS transistor

BUK445-60A/B



**PowerMOS transistor**

**BUK445-60H**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Automotive applications, Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	22.5	A
$P_{tot}$	Total power dissipation	30	W
$T_j$	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	34	mΩ


**PINNING - SOT186**

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	22.5	A
$I_D$	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	14	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	90	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	30	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	4.17	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		55	-	K/W

## PowerMOS transistor

BUK445-60H

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 20\text{ A}$	-	24	34	$\text{m}\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	8	13.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1000	1600	$\text{pF}$
$C_{oss}$	Output capacitance		-	470	600	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	180	275	$\text{pF}$
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	60	90	ns
$t_{doff}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	125	160	ns
$t_f$	Turn-off fall time		-	100	130	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	$\text{pF}$

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	22.5	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	90	A
$V_{SD}$	Diode forward voltage	$I_F = 22.5\text{ A}; V_{GS} = 0\text{ V}$	-	0.9	1.8	V
$t_{rr}$	Reverse recovery time	$I_F = 22.5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.25	-	$\mu\text{C}$





PowerMOS transistor

BUK445-60H

**AVALANCHE LIMITING VALUE**

$T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 43\text{ A}$ ; $V_{DD} \leq 25\text{ V}$ ; $V_{GS} = 10\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	100	mJ











PowerMOS transistor

BUK445-60H



PowerMOS transistor

BUK445-60H



**PowerMOS transistor**

**BUK445-100A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.		UNIT
		-100A	-100B	
<b>BUK445</b>				
$V_{DS}$	Drain-source voltage	100	100	V
$I_D$	Drain current (DC)	14	12	A
$P_{tot}$	Total power dissipation	30	30	W
$T_j$	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.08	0.1	Ω


**PINNING - SOT186**

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
				-100A	-100B	
$V_{DS}$	Drain-source voltage	-	-	100		V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100		V
$\pm V_{GS}$	Gate-source voltage	-	-	30		V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	14	12	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	8.7	7.5	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	56	48	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30		W
$T_{sig}$	Storage temperature	-	- 55	150		°C
$T_j$	Junction Temperature	-	-	150		°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\text{-}j\text{-}hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
$R_{th\text{-}j\text{-}a}$	Thermal resistance junction to ambient		-	55	-	K/W

## PowerMOS transistor

BUK445-100A/B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 13\text{ A}$	-	0.07	0.08	$\Omega$
		<b>BUK445-100A</b>	-	0.08	0.1	$\Omega$
		<b>BUK445-100B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 13\text{ A}$	7.0	13.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1650	2000	pF
$C_{oss}$	Output capacitance		-	350	500	pF
$C_{rss}$	Feedback capacitance		-	100	150	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega; R_{gen} = 50\text{ }\Omega$	-	15	30	ns
$t_r$	Turn-on rise time		-	25	40	ns
$t_{doff}$	Turn-off delay time		-	100	160	ns
$t_f$	Turn-off fall time		-	50	80	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	14	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	56	A
$V_{SD}$	Diode forward voltage	$I_F = 14\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
$t_{rr}$	Reverse recovery time	$I_F = 14\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	90	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.70	-	$\mu\text{C}$

PowerMOS transistor

BUK445-100A/B

**AVALANCHE LIMITING VALUE**

$T_{hs} = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 26\text{ A}$ ; $V_{DS} \leq 50\text{ V}$ ; $V_{GS} = 10\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	100	mJ




Fig.1. Normalised power dissipation.  
 $PD\% = 100 \cdot P_D / P_{D\ 25\text{ }^\circ\text{C}} = f(T_{hs})$




Fig.3. Safe operating area.  $T_{hs} = 25\text{ }^\circ\text{C}$   
 $I_D$  &  $I_{DM} = f(V_{DS})$ ;  $I_{DM}$  single pulse; parameter  $t_p$




Fig.2. Normalised continuous drain current.  
 $ID\% = 100 \cdot I_D / I_{D\ 25\text{ }^\circ\text{C}} = f(T_{hs})$ ; conditions:  $V_{GS} \geq 10\text{ V}$










Fig.4. Transient thermal impedance.  
 $Z_{th\ i-hs} = f(t)$ ; parameter  $D = t_p / T$







PowerMOS transistor

BUK445-100A/B



PowerMOS transistor

BUK445-100A/B



## PowerMOS transistor

BUK445-200A/B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK445</b>	<b>-200A</b>	<b>-200B</b>	
$V_{DS}$	Drain-source voltage	200	200	V
$I_D$	Drain current (DC)	7.6	7	A
$P_{tot}$	Total power dissipation	30	30	W
$T_j$	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.23	0.28	$\Omega$


## PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	200	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	<b>-200A</b> 7.6	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	4.8	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	<b>-200B</b> 28	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
$T_{slg}$	Storage temperature	-	- 55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W



## PowerMOS transistor

BUK445-200A/B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 7\text{ A}$	-	0.2	0.23	$\Omega$
		<b>BUK445-200A</b>	-	0.22	0.28	$\Omega$
		<b>BUK445-200B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 7\text{ A}$	6	8.4	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1400	1750	pF
$C_{oss}$	Output capacitance		-	190	250	pF
$C_{rss}$	Feedback capacitance		-	55	80	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	18	30	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	35	60	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	85	120	ns
$t_f$	Turn-off fall time		-	35	50	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	7.6	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	30	A
$V_{SD}$	Diode forward voltage	$I_F = 7.6\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 7.6\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	150	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	1.3	-	$\mu\text{C}$





PowerMOS transistor

BUK445-200A/B

**AVALANCHE LIMITING VALUE**







$T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}$ ; $V_{DD} \leq 100\text{ V}$ ; $V_{GS} = 10\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	100	mJ









PowerMOS transistor

BUK445-200A/B



PowerMOS transistor

BUK445-200A/B



## PowerMOS transistor

BUK445-400B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	400	V
$I_D$	Drain current (DC)	3.8	A
$P_{tot}$	Total power dissipation	30	W
$R_{DS(ON)}$	Drain-source on-state resistance	1.0	$\Omega$


## PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	400	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	400	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	3.6	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	2.3	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	14	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
$T_{sig}$	Storage temperature	-	- 55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{thj-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.1	K/W
$R_{thj-a}$	Thermal resistance junction to ambient		-	55	-	K/W

## PowerMOS transistor

BUK445-400B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	400	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 2.5\text{ A}$	-	0.9	1.0	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 2.5\text{ A}$	3.5	4.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	750	1000	pF
$C_{oss}$	Output capacitance		-	120	180	pF
$C_{rss}$	Feedback capacitance		-	50	70	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.7\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	10	25	ns
$t_r$	Turn-on rise time		-	25	40	ns
$t_{doff}$	Turn-off delay time		-	120	140	ns
$t_f$	Turn-off fall time		-	40	65	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	4.0	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	16	A
$V_{SD}$	Diode forward voltage	$I_F = 4\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.4	V
$t_{rr}$	Reverse recovery time	$I_F = 4\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	1000	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	5.0	-	$\mu\text{C}$







PowerMOS transistor

BUK445-400B



PowerMOS transistor

BUK445-400B





PowerMOS transistor

BUK445-400B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 6.5 A$ ; parameter  $V_{DS}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{S_DS})$ ; conditions:  $V_{GS} = 0 V$ ; parameter  $T_j$

## PowerMOS transistor

BUK445-500B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	500	V
$I_D$	Drain current (DC)	2.9	A
$P_{tot}$	Total power dissipation	30	W
$R_{DS(ON)}$	Drain-source on-state resistance	1.5	$\Omega$


## PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	500	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	2.9	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	1.8	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	12	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th(j-hs)}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.1	K/W
$R_{th(j-a)}$	Thermal resistance junction to ambient		-	55	-	K/W

## PowerMOS transistor

BUK445-500B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	500	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 2.5\text{ A}$	-	1.4	1.5	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 2.5\text{ A}$	3.5	4.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	750	1000	pF
$C_{oss}$	Output capacitance		-	90	140	pF
$C_{rss}$	Feedback capacitance		-	40	70	pF
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.6\text{ A};$	-	10	45	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	60	ns
$t_{d(off)}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	100	140	ns
$t_f$	Turn-off fall time		-	40	65	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	3.1	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	12	A
$V_{SD}$	Diode forward voltage	$I_F = 3.1\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.4	V
$t_{rr}$	Reverse recovery time	$I_F = 3.1\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	1200	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6.0	-	$\mu\text{C}$







PowerMOS transistor

BUK445-500B





PowerMOS transistor

BUK445-500B



PowerMOS transistor

BUK445-500B



## PowerMOS transistor

BUK445-600B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	600	V
$I_D$	Drain current (DC)	2.2	A
$P_{tot}$	Total power dissipation	30	W
$R_{DS(ON)}$	Drain-source on-state resistance	2.5	$\Omega$


## PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	600	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	600	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	2.2	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	1.4	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	8.8	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-hs}}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.1	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	55	-	K/W

## PowerMOS transistor

BUK445-600B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	600	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 2.5\text{ A}$	-	2.1	2.5	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 2.5\text{ A}$	2.5	4.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	750	1000	$\text{pF}$
$C_{oss}$	Output capacitance		-	90	140	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	40	70	$\text{pF}$
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.6\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	10	45	ns
$t_r$	Turn-on rise time		-	45	60	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	100	140	ns
$t_f$	Turn-off fall time		-	40	65	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	$\text{pF}$

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS







 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	2.5	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	10	A
$V_{SD}$	Diode forward voltage	$I_F = 2.5\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.4	V
$t_{rr}$	Reverse recovery time	$I_F = 2.5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	1200	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6.0	-	$\mu\text{C}$









PowerMOS transistor

BUK445-600B





PowerMOS transistor

BUK445-600B



PowerMOS transistor

BUK445-600B



**PowerMOS transistor**

**BUK446-800A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK446</b>	<b>-800A</b>	<b>-800B</b>	
$V_{DS}$	Drain-source voltage	800	800	V
$I_D$	Drain current (DC)	2.0	1.7	A
$P_{tot}$	Total power dissipation	30	30	W
$R_{DS(ON)}$	Drain-source on-state resistance	3	4	$\Omega$


**PINNING - SOT186**

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	800	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	800	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	<b>-800A</b> 2.0	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	1.3	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	8	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
$T_{stg}$	Storage temperature	-	- 55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.16	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

## PowerMOS transistor

BUK446-800A/B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	800	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.5\text{ A}$	-	2.7	3.0	$\Omega$
		<b>BUK446-800A</b>	-	3.5	4.0	$\Omega$
		<b>BUK446-800B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.5\text{ A}$	3.0	4.3	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1000	1250	pF
$C_{oss}$	Output capacitance		-	80	120	pF
$C_{rss}$	Feedback capacitance		-	30	50	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.3\text{ A};$	-	10	25	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
$t_{doff}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	130	150	ns
$t_f$	Turn-off fall time		-	40	60	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	2.0	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	8	A
$V_{SD}$	Diode forward voltage	$I_F = 2.0\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 2.0\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	1800	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	12	-	$\mu\text{C}$







PowerMOS transistor

BUK446-800A/B





PowerMOS transistor

BUK446-800A/B



PowerMOS transistor

BUK446-800A/B





## PowerMOS transistor

BUK446-1000B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	1000	V
$I_D$	Drain current (DC)	1.5	A
$P_{tot}$	Total power dissipation	30	W
$R_{DS(ON)}$	Drain-source on-state resistance	5	$\Omega$


## PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	1000	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	1000	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	1.5	A
$I_D$	Drain current (DC)	$T_{hs} = 100 \text{ }^\circ\text{C}$	-	1.0	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	6	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25 \text{ }^\circ\text{C}$	-	30	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th(j-hs)}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.16	K/W
$R_{th(j-a)}$	Thermal resistance junction to ambient		-	55	-	K/W

## PowerMOS transistor

BUK446-1000B

## STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	1000	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 1000\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 1000\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.5\text{ A}$	-	4.5	5.0	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.5\text{ A}$	3.0	4.3	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1000	1250	pF
$C_{oss}$	Output capacitance		-	80	120	pF
$C_{rss}$	Feedback capacitance		-	30	50	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.3\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	10	25	ns
$t_r$	Turn-on rise time		-	25	40	ns
$t_{doff}$	Turn-off delay time		-	130	150	ns
$t_f$	Turn-off fall time		-	40	60	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	1.7	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	6.8	A
$V_{SD}$	Diode forward voltage	$I_F = 1.7\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 1.7\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	1800	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	12	-	$\mu\text{C}$







PowerMOS transistor

BUK446-1000B



PowerMOS transistor

BUK446-1000B



PowerMOS transistor

BUK446-1000B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 3.5 A$ ; parameter  $V_{DS}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 V$ ; parameter  $T_j$

**PowerMOS transistor**

**BUK452-60A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK452</b>	<b>-60A</b>	<b>-60B</b>	
$V_{DS}$	Drain-source voltage	60	60	V
$I_D$	Drain current (DC)	15	14	A
$P_{tot}$	Total power dissipation	60	60	W
$T_j$	Junction temperature	175	175	$^{\circ}C$
$R_{DS(ON)}$	Drain-source on-state resistance	0.13	0.15	$\Omega$


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25\text{ }^{\circ}C$	-	<b>-60A</b> 15	A
$I_D$	Drain current (DC)	$T_{mb} = 100\text{ }^{\circ}C$	-	11	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^{\circ}C$	-	60	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25\text{ }^{\circ}C$	-	60	W
$T_{stg}$	Storage temperature	-	- 55	175	$^{\circ}C$
$T_j$	Junction Temperature	-	-	175	$^{\circ}C$

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK452-60A/B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 8.5\text{ A}$	-	0.11	0.13	$\Omega$
		<b>BUK452-60A</b>	-	0.13	0.15	$\Omega$
		<b>BUK452-60B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 8.5\text{ A}$	3.5	4.7	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
$C_{oss}$	Output capacitance		-	150	200	pF
$C_{rss}$	Feedback capacitance		-	70	100	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	8	14	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	25	45	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	30	45	ns
$t_f$	Turn-off fall time		-	30	45	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	15	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	60	A
$V_{SD}$	Diode forward voltage	$I_F = 15\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	1.7	V
$t_{rr}$	Reverse recovery time	$I_F = 15\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.18	-	$\mu\text{C}$







## AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 15\text{ A}; V_{DD} \leq 30\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega$	-	-	30	mJ

PowerMOS transistor







BUK452-60A/B





PowerMOS transistor

BUK452-60A/B



PowerMOS transistor

BUK452-60A/B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 15 \text{ A}$ ; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS\%} = f(T_{mb})$ ; conditions:  $I_D = 15 \text{ A}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{S_{DS}})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_j$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

## PowerMOS transistor

BUK452-100A/B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK452</b>	<b>-100A</b>	<b>-100B</b>	
$V_{DS}$	Drain-source voltage	100	100	V
$I_D$	Drain current (DC)	11	10	A
$P_{tot}$	Total power dissipation	60	60	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.25	0.3	$\Omega$


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	<b>-100A</b> 11	A
$I_{DM}$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	7.7	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	44	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	60	W
$T_{stg}$	Storage temperature	-	-55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

## BUK452-100A/B

**STATIC CHARACTERISTICS** $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 5.5\text{ A}$ <b>BUK452-100A</b> <b>BUK452-100B</b>	-	0.22	0.25	$\Omega$
			-	0.25	0.3	$\Omega$

**DYNAMIC CHARACTERISTICS** $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5.5\text{ A}$	3	4.2	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
$C_{oss}$	Output capacitance		-	90	120	pF
$C_{rss}$	Feedback capacitance		-	35	50	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	9	14	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	25	40	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	30	45	ns
$t_f$	Turn-off fall time		-	20	40	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_{mb} = 25\text{ °C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	11	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	44	A
$V_{SD}$	Diode forward voltage	$I_F = 11\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 11\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.35	-	$\mu\text{C}$

**AVALANCHE LIMITING VALUE** $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 11\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega$	-	-	35	mJ







PowerMOS transistor

BUK452-100A/B







PowerMOS transistor

BUK452-100A/B



PowerMOS transistor

BUK452-100A/B



## PowerMOS transistor

BUK453-60A/B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK453</b>	<b>-60A</b>	<b>-60B</b>	
$V_{DS}$	Drain-source voltage	60	60	V
$I_D$	Drain current (DC)	22	20	A
$P_{tot}$	Total power dissipation	75	75	W
$T_j^{tot}$	Junction temperature	175	175	$^{\circ}\text{C}$
$R_{DS(ON)}$	Drain-source on-state resistance	0.08	0.10	$\Omega$


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^{\circ}\text{C}$	-	<b>-60A</b> 22	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^{\circ}\text{C}$	-	15	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^{\circ}\text{C}$	-	88	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^{\circ}\text{C}$	-	75	W
$T_{stg}$	Storage temperature	-	- 55	175	$^{\circ}\text{C}$
$T_j$	Junction Temperature	-	-	175	$^{\circ}\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	2	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	60	-	K/W



## PowerMOS transistor

BUK453-60A/B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 10\text{ A}$	-	0.07	0.08	$\Omega$
		<b>BUK453-60A</b>	-	0.07	0.08	$\Omega$
		<b>BUK453-60B</b>	-	0.08	0.10	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 10\text{ A}$	4.5	6.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	650	825	$\text{pF}$
$C_{oss}$	Output capacitance		-	240	350	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	120	160	$\text{pF}$
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	10	20	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	35	55	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	60	90	ns
$t_f$	Turn-off fall time		-	55	80	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	22	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	88	A
$V_{SD}$	Diode forward voltage	$I_F = 22\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
$t_{rr}$	Reverse recovery time	$I_F = 22\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.25	-	$\mu\text{C}$







## AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 22\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	50	mJ







PowerMOS transistor

BUK453-60A/B



PowerMOS transistor

BUK453-60A/B



PowerMOS transistor

BUK453-60A/B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 22\text{ A}$ ; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 22\text{ A}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ; parameter  $T_J$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

**PowerMOS transistor**

**BUK453-100A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK453</b>	<b>-100A</b>	<b>-100B</b>	
$V_{DS}$	Drain-source voltage	100	100	V
$I_D$	Drain current (DC)	14	13	A
$P_{tot}$	Total power dissipation	75	75	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.16	0.20	Ω


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	<b>-100A</b> 14	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	<b>-100B</b> 13	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	56	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	75	W
$T_{stg}$	Storage temperature	-	-55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\text{-}j\text{-}mb}$	Thermal resistance junction to mounting base		-	-	2	K/W
$R_{th\text{-}j\text{-}a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK453-100A/B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 5\text{ A}$	-	0.15	0.16	$\Omega$
		<b>BUK453-100A</b>	-	0.15	0.20	$\Omega$
		<b>BUK453-100B</b>	-	0.15	0.20	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5\text{ A}$	4.0	5.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	660	825	$\text{pF}$
$C_{oss}$	Output capacitance		-	140	200	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	60	100	$\text{pF}$
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	10	20	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	60	90	ns
$t_f$	Turn-off fall time		-	40	55	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	14	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	56	A
$V_{SD}$	Diode forward voltage	$I_F = 14\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 14\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.6	-	$\mu\text{C}$







## AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	70	mJ







PowerMOS transistor

BUK453-100A/B



PowerMOS transistor





BUK453-100A/B





PowerMOS transistor

BUK453-100A/B



**PowerMOS transistor**

**BUK454-200A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK454</b>	<b>-200A</b>	<b>-200B</b>	
$V_{DS}$	Drain-source voltage	200	200	V
$I_D$	Drain current (DC)	9.2	8.2	A
$P_{tot}$	Total power dissipation	90	90	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.4	0.5	Ω


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	200	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	<b>-200A</b> 9.2	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	<b>-200B</b> 8.2	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	36	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	90	W
$T_{stg}$	Storage temperature	-	- 55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.67	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK454-200A/B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 3.5\text{ A}$	-	0.35	0.4	$\Omega$
		<b>BUK454-200A</b>	-	0.4	0.5	$\Omega$
		<b>BUK454-200B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 3.5\text{ A}$	3.5	5.0	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	700	850	pF
$C_{oss}$	Output capacitance		-	100	160	pF
$C_{rss}$	Feedback capacitance		-	50	80	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.9\text{ A};$	-	12	20	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	70	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	80	120	ns
$t_f$	Turn-off fall time		-	40	60	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	9.2	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	36	A
$V_{SD}$	Diode forward voltage	$I_F = 9.2\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
$t_r$	Reverse recovery time	$I_F = 9.2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	180	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	1.2	-	$\mu\text{C}$







## AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 9\text{ A}; V_{DD} \leq 100\text{ V}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	50	mJ







PowerMOS transistor

BUK454-200A/B



PowerMOS transistor

BUK454-200A/B



PowerMOS transistor

BUK454-200A/B




Fig.13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 9 A$ ; parameter  $V_{DS}$




Fig.15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 9 A$




Fig.14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 V$ ; parameter  $T_j$




Fig.16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

## PowerMOS transistor

BUK454-400B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	400	V
$I_D$	Drain current (DC)	4.2	A
$P_{tot}$	Total power dissipation	75	W
$R_{DS(ON)}$	Drain-source on-state resistance	1.8	$\Omega$


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	400	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	400	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	4.2	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	2.6	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	17	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	75	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.67	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK454-400B

**STATIC CHARACTERISTICS** $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	400	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.5\text{ A}$	-	1.5	1.8	$\Omega$

**DYNAMIC CHARACTERISTICS** $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.5\text{ A}$	2.1	2.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	360	500	$\text{pF}$
$C_{oss}$	Output capacitance		-	60	80	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	25	60	$\text{pF}$
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.5\text{ A};$	-	15	20	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	40	60	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	50	65	ns
$t_f$	Turn-off fall time		-	30	40	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	4.6	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	18	A
$V_{SD}$	Diode forward voltage	$I_F = 4.6\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.4	V
$t_{rr}$	Reverse recovery time	$I_F = 4.6\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	300	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	2.5	-	$\mu\text{C}$









PowerMOS transistor

BUK454-400B



PowerMOS transistor

BUK454-400B



PowerMOS transistor

BUK454-400B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 4.6$  A; parameter  $V_{DS}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_J$

## PowerMOS transistor

BUK454-500B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	500	V
$I_D$	Drain current (DC)	3.3	A
$P_{tot}$	Total power dissipation	75	W
$R_{DS(ON)}$	Drain-source on-state resistance	2.8	$\Omega$


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	500	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	3.3	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	2.1	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	13	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	75	W
$T_{stg}$	Storage temperature	-	- 55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.67	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK454-500B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	500	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.5\text{ A}$	-	2.3	2.8	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.5\text{ A}$	1.9	2.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	500	pF
$C_{oss}$	Output capacitance		-	55	80	pF
$C_{rss}$	Feedback capacitance		-	20	55	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.5\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	15	20	ns
$t_r$	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	40	60	ns
$t_{doff}$	Turn-off delay time		-	50	65	ns
$t_f$	Turn-off fall time		-	30	40	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	3.7	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	15	A
$V_{SD}$	Diode forward voltage	$I_F = 3.7\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 3.7\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	350	-	ns
$Q_{rr}$	Reverse recovery charge		-	3.5	-	$\mu\text{C}$







PowerMOS transistor

BUK454-500B



PowerMOS transistor

BUK454-500B



PowerMOS transistor

BUK454-500B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 3.7 A$ ; parameter  $V_{DS}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 V$ ; parameter  $T_j$



## PowerMOS transistor

BUK454-600B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	600	V
$I_D$	Drain current (DC)	2.6	A
$P_{tot}$	Total power dissipation	75	W
$R_{DS(ON)}$	Drain-source on-state resistance	4.5	$\Omega$


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	600	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	600	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	2.6	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	1.6	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	10.4	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	75	W
$T_{stg}$	Storage temperature	-	- 55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.67	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK454-600B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	600	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.2\text{ A}$	-	4.0	4.5	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.2\text{ A}$	1.9	2.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	300	500	pF
$C_{oss}$	Output capacitance		-	50	80	pF
$C_{rss}$	Feedback capacitance		-	30	55	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.1\text{ A};$	-	15	20	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	40	60	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	50	65	ns
$t_f$	Turn-off fall time		-	30	40	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	2.8	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	11.2	A
$V_{SD}$	Diode forward voltage	$I_F = 2.8\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 2.8\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s};$	-	350	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	3.5	-	$\mu\text{C}$







PowerMOS transistor

BUK454-600B





PowerMOS transistor

BUK454-600B



PowerMOS transistor

BUK454-600B



## PowerMOS transistor

BUK454-800A/B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK454</b>	<b>-800A</b>	<b>-800B</b>	
$V_{DS}$	Drain-source voltage	800	800	V
$I_D$	Drain current (DC)	2.4	2.0	A
$P_{tot}$	Total power dissipation	85	85	W
$R_{DS(ON)}$	Drain-source on-state resistance	6	8	$\Omega$


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	800	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	800	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	<b>-800A</b> 2.4	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	1.5	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	9.5	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	85	W
$T_{sig}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.47	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK454-800A/B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	800	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.0\text{ A}$	-	5	6	$\Omega$
		<b>BUK454-800A</b>	-	5	6	$\Omega$
		<b>BUK454-800B</b>	-	6	8	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.0\text{ A}$	1.0	2.3	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	450	750	pF
$C_{oss}$	Output capacitance		-	42	70	pF
$C_{rss}$	Feedback capacitance		-	15	30	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 1.9\text{ A};$	-	15	20	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	50	65	ns
$t_f$	Turn-off fall time		-	30	40	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	2.6	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	10	A
$V_{SD}$	Diode forward voltage	$I_F = 2.6\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 2.6\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	230	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	1.9	-	$\mu\text{C}$

PowerMOS transistor







BUK454-800A/B







PowerMOS transistor

BUK454-800A/B



PowerMOS transistor

BUK454-800A/B



## PowerMOS transistor

BUK455-60A/B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK455</b>			
$V_{DS}$	Drain-source voltage	-60A 60	-60B 60	V
$I_D$	Drain current (DC)	41	38	A
$P_{tot}$	Total power dissipation	125	125	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.038	0.045	$\Omega$


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	<b>-60A</b> 41	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	<b>-60B</b> 38	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	29	A
			-	164	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature	-	- 55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

## BUK455-60A/B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 20\text{ A}$	-	0.03	0.038	$\Omega$
		<b>BUK455-60A</b>	-	0.04	0.045	$\Omega$
		<b>BUK455-60B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	8	13.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1650	2000	$\text{pF}$
$C_{oss}$	Output capacitance		-	560	750	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	300	400	$\text{pF}$
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega; R_{gen} = 50\text{ }\Omega$	-	25	40	ns
$t_r$	Turn-on rise time		-	60	90	ns
$t_{doff}$	Turn-off delay time		-	125	160	ns
$t_f$	Turn-off fall time		-	100	130	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	41	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	164	A
$V_{SD}$	Diode forward voltage	$I_F = 41\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	2.0	V
$t_{rr}$	Reverse recovery time	$I_F = 41\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge		-	0.30	-	$\mu\text{C}$







## AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41\text{ A}; V_{DD} \leq 25\text{ V}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	100	mJ







PowerMOS transistor

BUK455-60A/B



PowerMOS transistor

BUK455-60A/B



PowerMOS transistor

BUK455-60A/B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 41 \text{ A}$ ; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 41 \text{ A}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_j$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

## PowerMOS transistor

BUK455-60H

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Automotive applications, Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	43	A
$P_{tot}$	Total power dissipation	125	W
$T_j$	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	34	mΩ


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	43	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	31	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	172	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature	-	-55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th(j-mb)}$	Thermal resistance junction to mounting base		-	1.2	K/W
$R_{th(j-a)}$	Thermal resistance junction to ambient		60	-	K/W



## PowerMOS transistor

BUK455-60H

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 20\text{ A}$	-	24	34	$\text{m}\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	8	13.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1000	1600	$\text{pF}$
$C_{oss}$	Output capacitance		-	470	600	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	180	275	$\text{pF}$
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	60	90	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	125	160	ns
$t_f$	Turn-off fall time		-	100	130	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	43	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	172	A
$V_{SD}$	Diode forward voltage	$I_F = 43\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	2.0	V
$t_{rr}$	Reverse recovery time	$I_F = 43\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.30	-	$\mu\text{C}$







## AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 43\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	100	mJ







PowerMOS transistor

BUK455-60H



PowerMOS transistor

BUK455-60H



PowerMOS transistor

BUK455-60H




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 43 \text{ A}$ ; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 43 \text{ A}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_J$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

## PowerMOS transistor

BUK455-100A/B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK455</b>	<b>-100A</b>	<b>-100B</b>	
$V_{DS}$	Drain-source voltage	100	100	V
$I_D$	Drain current (DC)	26	23	A
$P_{tot}$	Total power dissipation	125	125	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.08	0.1	$\Omega$


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	<b>-100A</b> 26	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	<b>-100B</b> 18	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	104	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature	-	- 55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK455-100A/B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 13\text{ A}$	-	0.07	0.08	$\Omega$
		<b>BUK455-100A</b>	-	0.08	0.1	$\Omega$
		<b>BUK455-100B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 13\text{ A}$	7.0	13.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1650	2000	$\text{pF}$
$C_{oss}$	Output capacitance		-	350	500	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	100	150	$\text{pF}$
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	15	30	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
$t_{doff}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	100	160	ns
$t_f$	Turn-off fall time		-	50	80	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	26	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	104	A
$V_{SD}$	Diode forward voltage	$I_F = 26\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
$t_{rr}$	Reverse recovery time	$I_F = 26\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.8	-	$\mu\text{C}$







## AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 26\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	100	mJ







PowerMOS transistor

BUK455-100A/B



PowerMOS transistor

BUK455-100A/B





PowerMOS transistor

BUK455-100A/B




Fig.13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 26 \text{ A}$ ; parameter  $V_{DS}$




Fig.15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 26 \text{ A}$




Fig.14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_j$




Fig.16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

**PowerMOS transistor**

**BUK455-200A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK455</b>			
$V_{DS}$	Drain-source voltage	<b>-200A</b> 200	<b>-200B</b> 200	V
$I_D$	Drain current (DC)	14	13	A
$P_{tot}$	Total power dissipation	125	125	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.23	0.28	Ω


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	200	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	<b>-200A</b> 14	A
$I_D$	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	10	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	56	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature	-	- 55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK455-200A/B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 7\text{ A}$	-	0.2	0.23	$\Omega$
		<b>BUK455-200A</b>	-	0.22	0.28	$\Omega$
		<b>BUK455-200B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 7\text{ A}$	6	8.4	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1400	1750	$\text{pF}$
$C_{oss}$	Output capacitance		-	190	250	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	55	80	$\text{pF}$
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	18	30	ns
$t_r$	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	35	60	ns
$t_{doff}$	Turn-off delay time		-	85	120	ns
$t_f$	Turn-off fall time		-	35	50	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	14	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	56	A
$V_{SD}$	Diode forward voltage	$I_F = 14\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 14\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	180	-	ns
$Q_{rr}$	Reverse recovery charge		-	1.8	-	$\mu\text{C}$







## AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}; V_{DD} \leq 100\text{ V}; V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	100	mJ







PowerMOS transistor

BUK455-200A/B



PowerMOS transistor

BUK455-200A/B



PowerMOS transistor

BUK455-200A/B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 14$  A; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS\%} = f(T_{mb})$ ; conditions:  $I_D = 14$  A




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

**PowerMOS transistor**

**BUK455-400B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	400	V
$I_D$	Drain current (DC)	6.5	A
$P_{tot}$	Total power dissipation	100	W
$R_{DS(ON)}$	Drain-source on-state resistance	1.0	$\Omega$


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	400	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	400	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	6.5	A
$I_D$	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	4.1	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	26	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	100	W
$T_{stg}$	Storage temperature	-	- 55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\text{-}j\text{-}hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	1.25	K/W
$R_{th\text{-}j\text{-}a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK455-400B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	400	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 2.5\text{ A}$	-	0.9	1.0	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 2.5\text{ A}$	3.5	4.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	750	1000	$\text{pF}$
$C_{oss}$	Output capacitance		-	120	180	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	50	70	$\text{pF}$
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.7\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	10	25	ns
$t_r$	Turn-on rise time		-	25	40	ns
$t_{d\text{ off}}$	Turn-off delay time		-	120	140	ns
$t_f$	Turn-off fall time		-	40	65	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS







 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	7.3	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	29	A
$V_{SD}$	Diode forward voltage	$I_F = 7.3\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 7.3\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	1200	-	ns
$Q_{rr}$	Reverse recovery charge		-	6.0	-	$\mu\text{C}$









PowerMOS transistor

BUK455-400B



PowerMOS transistor

BUK455-400B



PowerMOS transistor

BUK455-400B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 6.5 A$ ; parameter  $V_{DS}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 V$ ; parameter  $T_j$

**PowerMOS transistor**

**BUK455-500B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	500	V
$I_D$	Drain current (DC)	5.3	A
$P_{tot}$	Total power dissipation	100	W
$R_{DS(ON)}$	Drain-source on-state resistance	1.5	$\Omega$


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	500	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	5.3	A
$I_{DM}$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	3.3	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	21	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	100	W
$T_{stg}$	Storage temperature	-	- 55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.25	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK455-500B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	500	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ °C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ °C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 2.5\text{ A}$	-	1.4	1.5	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 2.5\text{ A}$	3.5	4.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	750	1000	pF
$C_{oss}$	Output capacitance		-	90	140	pF
$C_{riss}$	Feedback capacitance		-	40	70	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.6\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	10	45	ns
$t_r$	Turn-on rise time	$R_{gen} = 50\ \Omega$	-	45	60	ns
$t_{d\ off}$	Turn-off delay time		-	100	140	ns
$t_f$	Turn-off fall time		-	40	65	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	5.7	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	23	A
$V_{SD}$	Diode forward voltage	$I_F = 5.7\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 5.7\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	1200	-	ns
$Q_{rr}$	Reverse recovery charge		-	6.0	-	$\mu\text{C}$







PowerMOS transistor

BUK455-500B





PowerMOS transistor

BUK455-500B



PowerMOS transistor

BUK455-500B





**PowerMOS transistor**

**BUK455-600B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	600	V
$I_D$	Drain current (DC)	4.0	A
$P_{tot}$	Total power dissipation	100	W
$R_{DS(ON)}$	Drain-source on-state resistance	2.5	$\Omega$


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	600	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	600	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	4.0	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	2.5	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	16	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	100	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	1.25	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK455-600B

**STATIC CHARACTERISTICS** $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	600	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 2.5\text{ A}$	-	2.1	2.5	$\Omega$

**DYNAMIC CHARACTERISTICS** $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 2.5\text{ A}$	2.5	4.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	750	1000	pF
$C_{oss}$	Output capacitance		-	90	140	pF
$C_{rss}$	Feedback capacitance		-	40	70	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.6\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$ $R_{gen} = 50\ \Omega$	-	10	45	ns
$t_r$	Turn-on rise time		-	45	60	ns
$t_{d\ off}$	Turn-off delay time		-	100	140	ns
$t_f$	Turn-off fall time		-	40	65	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	4.5	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	18	A
$V_{SD}$	Diode forward voltage	$I_F = 4.5\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 4.5\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	1200	-	ns
$Q_{rr}$	Reverse recovery charge		-	6.0	-	$\mu\text{C}$







PowerMOS transistor

BUK455-600B



PowerMOS transistor

BUK455-600B



PowerMOS transistor

BUK455-600B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 4.5$  A; parameter  $V_{DS}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$

**PowerMOS transistor**

**BUK456-60A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK456</b>			
$V_{DS}$	Drain-source voltage	-60A 60	-60B 60	V
$I_D$	Drain current (DC)	52	51	A
$P_{tot}$	Total power dissipation	150	150	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.028	0.03	Ω


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	-60A 52	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	36	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	208	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	W
$T_{stg}$	Storage temperature	-	-55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK456-60A/B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 29\text{ A}$	-	0.024	0.028	$\Omega$
		<b>BUK456-60A</b>	-	0.027	0.030	$\Omega$
		<b>BUK456-60B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 29\text{ A}$	17	22	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	2000	$\text{pF}$
$C_{oss}$	Output capacitance		-	800	1000	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	270	400	$\text{pF}$
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	20	30	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V};$	-	70	100	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{GS} = 50\text{ }\Omega;$	-	170	220	ns
$t_f$	Turn-off fall time	$R_{gen} = 50\text{ }\Omega$	-	120	160	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	52	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	208	A
$V_{SD}$	Diode forward voltage	$I_F = 52\text{ A}; V_{GS} = 0\text{ V}$	-	1.8	2.5	V
$t_{rr}$	Reverse recovery time	$I_F = 52\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	80	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.4	-	$\mu\text{C}$

PowerMOS transistor







BUK456-60A/B





PowerMOS transistor

BUK456-60A/B



PowerMOS transistor

BUK456-60A/B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 52$  A; parameter  $V_{DS}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$

**PowerMOS transistor**

**BUK456-60H**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
The device is intended for use in Automotive and general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	60	A
$P_{tot}$	Total power dissipation	150	W
$T_j$	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	20	mΩ


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	60	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	46	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	240	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	W
$T_{stg}$	Storage temperature	-	-55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base	-	-	-	1.0	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient	-	-	60	-	K/W

## PowerMOS transistor

BUK456-60H

**STATIC CHARACTERISTICS** $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 25\text{ A}$	-	17	20	m $\Omega$

**DYNAMIC CHARACTERISTICS** $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 25\text{ A}$	17	22	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1600	2200	pF
$C_{oss}$	Output capacitance		-	800	1000	pF
$C_{rss}$	Feedback capacitance		-	310	450	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 10\text{ V};$ $R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	30	40	ns
$t_r$	Turn-on rise time		-	90	120	ns
$t_{doff}$	Turn-off delay time		-	190	250	ns
$t_f$	Turn-off fall time		-	140	180	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	50	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	200	A
$V_{SD}$	Diode forward voltage	$I_F = 50\text{ A}; V_{GS} = 0\text{ V}$	-	1.8	2.5	V
$t_{rr}$	Reverse recovery time	$I_F = 50\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	80	250	ns
$Q_{rr}$	Reverse recovery charge		-	0.4	-	$\mu\text{C}$

**AVALANCHE LIMITING VALUE** $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 50\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	150	mJ







PowerMOS transistor

BUK456-60H



PowerMOS transistor

BUK456-60H



PowerMOS transistor

BUK456-60H




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 50$  A; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS\%} = f(T_{mb})$ ; conditions:  $I_D = 50$  A




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_J$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

## PowerMOS transistor

BUK456-100A/B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK456</b>	<b>-100A</b>	<b>-100B</b>	
$V_{DS}$	Drain-source voltage	100	100	V
$I_D$	Drain current (DC)	34	32	A
$P_{tot}$	Total power dissipation	150	150	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.057	0.065	Ω


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	<b>-100A</b> 34	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	24	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	136	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	W
$T_{stg}$	Storage temperature	-	- 55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th \text{ j-a}}$	Thermal resistance junction to ambient		-	60	-	K/W



## PowerMOS transistor

BUK456-100A/B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 15\text{ A}$	-	0.052	0.057	$\Omega$
		<b>BUK456-100A</b>	-	0.06	0.065	$\Omega$
		<b>BUK456-100B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 15\text{ A}$	12	16	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	2000	pF
$C_{oss}$	Output capacitance		-	450	600	pF
$C_{rss}$	Feedback capacitance		-	130	200	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 10\text{ V}; R_{gen} = 50\text{ }\Omega; R_{GS} = 50\text{ }\Omega$	-	20	30	ns
$t_r$	Turn-on rise time		-	40	60	ns
$t_{doff}$	Turn-off delay time		-	150	200	ns
$t_f$	Turn-off fall time		-	65	85	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	34	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	136	A
$V_{SD}$	Diode forward voltage	$I_F = 34\text{ A}; V_{GS} = 0\text{ V}$	-	1.8	2.5	V
$t_{rr}$	Reverse recovery time	$I_F = 34\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	100	-	ns
$Q_{rr}$	Reverse recovery charge		-	1.0	-	$\mu\text{C}$







PowerMOS transistor

BUK456-100A/B



PowerMOS transistor

BUK456-100A/B



PowerMOS transistor

BUK456-100A/B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 34$  A; parameter  $V_{DS}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$

## PowerMOS transistor

BUK456-200A/B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK456</b>	<b>-200A</b>	<b>-200B</b>	
$V_{DS}$	Drain-source voltage	200	200	V
$I_D$	Drain current (DC)	19	17	A
$P_{tot}$	Total power dissipation	150	150	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.16	0.2	$\Omega$


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
$V_{DS}$	Drain-source voltage	-	-	200		V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	200		V
$\pm V_{GS}$	Gate-source voltage	-	-	30		V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	<b>-200A</b>	<b>-200B</b>	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	19	17	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	76	68	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150		W
$T_{stg}$	Storage temperature	-	- 55	175		°C
$T_j$	Junction Temperature	-	-	175		°C

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK456-200A/B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 10\text{ A}$	-	0.15	0.16	$\Omega$
		<b>BUK456-200A</b>	-	0.18	0.20	$\Omega$
		<b>BUK456-200B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 10\text{ A}$	8.5	16	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	2000	pF
$C_{oss}$	Output capacitance		-	300	400	pF
$C_{rss}$	Feedback capacitance		-	60	100	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 10\text{ V};$ $R_{gen} = 50\text{ }\Omega;$ $R_{GS} = 50\text{ }\Omega$	-	20	30	ns
$t_r$	Turn-on rise time		-	40	60	ns
$t_{d\text{ off}}$	Turn-off delay time		-	145	185	ns
$t_f$	Turn-off fall time		-	50	70	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	19	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	76	A
$V_{SD}$	Diode forward voltage	$I_F = 19\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.7	V
$t_{rr}$	Reverse recovery time	$I_F = 19\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	180	-	ns
$Q_{rr}$	Reverse recovery charge		-	2.5	-	$\mu\text{C}$







PowerMOS transistor

BUK456-200A/B



PowerMOS transistor



BUK456-200A/B





PowerMOS transistor

BUK456-200A/B



**PowerMOS transistor**

**BUK456-800A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
<b>BUK456</b>				
$V_{DS}$	Drain-source voltage	<b>-800A</b> 800	<b>-800B</b> 800	V
$I_D$	Drain current (DC)	4	3.5	A
$P_{tot}$	Total power dissipation	125	125	W
$R_{DS(ON)}$	Drain-source on-state resistance	3	4	$\Omega$


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	800	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	800	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	<b>-800A</b> 4.0	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	3.5	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	2.5	A
				16	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
$T_{sig}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{thj-mb}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{thj-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK456-800A/B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	800	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 800\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.5\text{ A}$	-	2.7	3.0	$\Omega$
		<b>BUK456-800A</b>	-	3.5	4.0	$\Omega$
		<b>BUK456-800B</b>	-			

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.5\text{ A}$	3.0	4.3	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1000	1250	pF
$C_{oss}$	Output capacitance		-	80	120	pF
$C_{rss}$	Feedback capacitance		-	30	50	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.3\text{ A};$	-	10	25	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	130	150	ns
$t_f$	Turn-off fall time		-	40	60	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	4.0	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	16	A
$V_{SD}$	Diode forward voltage	$I_F = 4.0\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 4.0\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	1800	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	12	-	$\mu\text{C}$







PowerMOS transistor

BUK456-800A/B





PowerMOS transistor

BUK456-800A/B



PowerMOS transistor

BUK456-800A/B



## PowerMOS transistor

BUK456-1000B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	1000	V
$I_D$	Drain current (DC)	3.1	A
$P_{tot}$	Total power dissipation	125	W
$R_{DS(ON)}$	Drain-source on-state resistance	5	$\Omega$


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	1000	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	1000	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	3.1	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	2.0	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	12	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK456-1000B

**STATIC CHARACTERISTICS** $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	1000	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 1000\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 1000\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.5\text{ A}$	-	4.5	5.0	$\Omega$

**DYNAMIC CHARACTERISTICS** $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.5\text{ A}$	3.0	4.3	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1000	1250	$\text{pF}$
$C_{oss}$	Output capacitance		-	80	120	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	30	50	$\text{pF}$
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.3\text{ A};$	-	10	25	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	25	40	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	130	150	ns
$t_f$	Turn-off fall time		-	40	60	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	3.5	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	14	A
$V_{SD}$	Diode forward voltage	$I_F = 3.5\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 3.5\text{ A}; -di/dt = 100\text{ A}/\mu\text{s};$	-	1800	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	12	-	$\mu\text{C}$









PowerMOS transistor

BUK456-1000B





PowerMOS transistor

BUK456-1000B



## PowerMOS transistor

BUK456-1000B



**PowerMOS transistor**

**BUK457-400B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	400	V
$I_D$	Drain current (DC)	11	A
$P_{tot}$	Total power dissipation	150	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.5	$\Omega$


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	400	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	400	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	11	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	7	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	44	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th(j-mb)}$	Thermal resistance junction to mounting base		-	-	0.83	K/W
$R_{th(j-a)}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK457-400B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	400	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 6.5\text{ A}$	-	0.45	0.5	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 6.5\text{ A}$	5.0	8.0	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	1800	pF
$C_{oss}$	Output capacitance		-	170	270	pF
$C_{rss}$	Feedback capacitance		-	70	120	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.8\text{ A};$	-	20	40	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	60	90	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	200	250	ns
$t_f$	Turn-off fall time		-	75	90	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	13	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	52	A
$V_{SD}$	Diode forward voltage	$I_F = 13\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.4	V
$t_{rr}$	Reverse recovery time	$I_F = 13\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	500	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6.0	-	$\mu\text{C}$







PowerMOS transistor

BUK457-400B



PowerMOS transistor

BUK457-400B



PowerMOS transistor

BUK457-400B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 13 A$ ; parameter  $V_{DS}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 V$ ; parameter  $T_j$



## PowerMOS transistor

BUK457-500B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	500	V
$I_D$	Drain current (DC)	9	A
$P_{tot}$	Total power dissipation	150	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.8	$\Omega$


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	500	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	9	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	5.7	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	36	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	0.83	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK457-500B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	500	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 6.5\text{ A}$	-	0.7	0.8	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 6.5\text{ A}$	5.0	8.0	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	1800	pF
$C_{oss}$	Output capacitance		-	170	270	pF
$C_{rss}$	Feedback capacitance		-	70	120	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.8\text{ A};$	-	20	40	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	60	90	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	200	250	ns
$t_f$	Turn-off fall time		-	75	90	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	10	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	40	A
$V_{SD}$	Diode forward voltage	$I_F = 10\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.4	V
$t_{rr}$	Reverse recovery time	$I_F = 10\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	500	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6.0	-	$\mu\text{C}$







## AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 10\text{ A}; V_{DD} \leq 250\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega$	-	-	500	mJ







PowerMOS transistor

BUK457-500B



PowerMOS transistor

BUK457-500B



PowerMOS transistor

BUK457-500B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 10\text{ A}$ ; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS\%} = f(T_{mb})$ ; conditions:  $I_D = 10\text{ A}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ; parameter  $T_j$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} (BV_{DSS} - V_{DD})$

**PowerMOS transistor**

**BUK457-600B**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
 The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	600	V
$I_D$	Drain current (DC)	7.1	A
$P_{tot}$	Total power dissipation	150	W
$R_{DS(ON)}$	Drain-source on-state resistance	1.2	$\Omega$


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	600	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	600	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	7.1	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	4.5	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	28	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	W
$T_{slg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	0.83	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

## PowerMOS transistor

BUK457-600B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	600	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 600\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 6.5\text{ A}$	-	1.0	1.2	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 6.5\text{ A}$	5.0	8.0	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	1800	pF
$C_{oss}$	Output capacitance		-	170	270	pF
$C_{rss}$	Feedback capacitance		-	70	120	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.8\text{ A};$	-	20	40	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	60	90	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	200	250	ns
$t_f$	Turn-off fall time		-	75	90	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	8	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	32	A
$V_{SD}$	Diode forward voltage	$I_F = 8\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.4	V
$t_{rr}$	Reverse recovery time	$I_F = 8\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	500	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	6.0	-	$\mu\text{C}$

PowerMOS transistor

BUK457-600B





PowerMOS transistor

BUK457-600B




Fig. 7. Typical transfer characteristics.  
 $I_D = f(V_{GS})$ ; conditions:  $V_{DS} = 25\text{ V}$ ; parameter  $T_j$




Fig. 10. Gate threshold voltage.  
 $V_{GS(T0)} = f(T_j)$ ; conditions:  $I_D = 1\text{ mA}$ ;  $V_{DS} = V_{GS}$




Fig. 8. Typical transconductance,  $T_j = 25\text{ °C}$ .  
 $g_{fs} = f(I_D)$ ; conditions:  $V_{DS} = 25\text{ V}$




Fig. 11. Sub-threshold drain current.  
 $I_D = f(V_{GS})$ ; conditions:  $T_j = 25\text{ °C}$ ;  $V_{DS} = V_{GS}$




Fig. 9. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ °C}} = f(T_j)$ ;  $I_D = 6.5\text{ A}$ ;  $V_{GS} = 10\text{ V}$






Fig. 12. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ;  $f = 1\text{ MHz}$

PowerMOS transistor

BUK457-600B



## PowerMOS transistor

BUK481-60A

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in automotive and general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	1.6	A
$P_{tot}$	Total power dissipation	1.5	W
$T_j$	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 10$ V	0.35	$\Omega$


## PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20$ k $\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{amb} = 25$ °C	-	1.6	A
$I_D$	Drain current (DC)	$T_{amb} = 100$ °C	-	1	A
$I_{DM}$	Drain current (pulse peak value)	$T_{amb} = 25$ °C	-	6.4	A
$P_{tot}$	Total power dissipation	$T_{amb} = 25$ °C	-	1.5	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board <sup>1</sup>	Mounted on any PCB e.g. Fig.18	-	50	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	85	K/W

<sup>1</sup> Temperature measured 1-3 mm from tab.

PowerMOS transistor

BUK481-60A

**STATIC CHARACTERISTICS**

T<sub>j</sub> = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V; I <sub>D</sub> = 0.25 mA	60	-	-	V
V <sub>GS(TO)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> ; I <sub>D</sub> = 0.1 mA	2.1	3.0	4.0	V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>DS</sub> = 60 V; V <sub>GS</sub> = 0 V;	-	1	10	µA
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>DS</sub> = 60 V; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 125 °C	-	0.1	1.0	mA
I <sub>GSS</sub>	Gate source leakage current	V <sub>GS</sub> = ±30 V; V <sub>DS</sub> = 0 V	-	10	100	nA
R <sub>DS(ON)</sub>	Drain-source on-state resistance	V <sub>GS</sub> = 10 V; I <sub>D</sub> = 1.6 A	-	0.22	0.35	Ω

**DYNAMIC CHARACTERISTICS**

T<sub>j</sub> = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 25 V; I <sub>D</sub> = 1.6 A	1.0	1.5	-	S
C <sub>iss</sub>	Input capacitance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 25 V; f = 1 MHz	-	140	240	pF
C <sub>oss</sub>	Output capacitance		-	60	100	pF
C <sub>rss</sub>	Feedback capacitance		-	28	50	pF
t <sub>d on</sub>	Turn-on delay time	V <sub>DD</sub> = 30 V; I <sub>D</sub> = 3 A; V <sub>GS</sub> = 10 V; R <sub>GS</sub> = 50 Ω; R <sub>gen</sub> = 50 Ω	-	5	10	ns
t <sub>r</sub>	Turn-on rise time		-	25	35	ns
t <sub>d off</sub>	Turn-off delay time		-	10	20	ns
t <sub>f</sub>	Turn-off fall time		-	15	25	ns

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS**

T<sub>j</sub> = 25 °C unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sub>DR</sub>	Continuous reverse drain current	-	-	-	1.6	A
I <sub>DRM</sub>	Pulsed reverse drain current	-	-	-	6.4	A
V <sub>SD</sub>	Diode forward voltage	I <sub>F</sub> = 1.6 A; V <sub>GS</sub> = 0 V	-	0.85	1.1	V
t <sub>rr</sub>	Reverse recovery time	I <sub>F</sub> = 1.6 A; -di <sub>F</sub> /dt = 100 A/µs; V <sub>GS</sub> = -10 V; V <sub>R</sub> = 30 V	-	30	-	ns
Q <sub>rr</sub>	Reverse recovery charge		-	60	-	nC

**AVALANCHE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W <sub>DSS</sub>	Drain-source non repetitive unclamped inductive turn-off energy	I <sub>D</sub> = 1.6 A; V <sub>DD</sub> ≤ 25 V V <sub>GS</sub> = 10 V; R <sub>GS</sub> = 50 Ω T <sub>amb</sub> = 25 °C	-	-	10	mJ







PowerMOS transistor

BUK481-60A



PowerMOS transistor

BUK481-60A



PowerMOS transistor

BUK481-60A




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 1.6$  A; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS\%} = f(T_{amb})$ ; conditions:  $I_D = 1.6$  A




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_J$





Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$


PowerMOS transistor

BUK481-60A

**MOUNTING INSTRUCTIONS**



**PRINTED CIRCUIT BOARD**





## PowerMOS transistor

BUK481-100A

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.  
The device is intended for use in automotive and general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	100	V
$I_D$	Drain current (DC)	1.0	A
$P_{tot}$	Total power dissipation	1.5	W
$T_j$	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 10\text{ V}$	0.80	$\Omega$


## PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1	A
$I_D$	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	0.6	A
$I_{DM}$	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	4	A
$P_{tot}$	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.5	W
$T_{stg}$	Storage temperature	-	- 55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board <sup>1</sup>	Mounted on any PCB e.g. Fig.18	-	50	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	85	K/W

<sup>1</sup> Temperature measured 1-3 mm from tab.

## PowerMOS transistor

BUK481-100A

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V};$ $V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1\text{ A}$	-	0.48	0.80	$\Omega$

**DYNAMIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1\text{ A}$	0.8	1.1	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	140	240	pF
$C_{oss}$	Output capacitance		-	40	60	pF
$C_{rss}$	Feedback capacitance		-	16	25	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	5	10	ns
$t_r$	Turn-on rise time		-	25	35	ns
$t_{d\ off}$	Turn-off delay time		-	10	20	ns
$t_f$	Turn-off fall time		-	10	20	ns

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	1	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	4	A
$V_{SD}$	Diode forward voltage	$I_F = 1\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
$t_{rr}$	Reverse recovery time	$I_F = 1\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	40	-	ns
$Q_{rr}$	Reverse recovery charge		-	100	-	nC

**AVALANCHE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 1\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $T_{amb} = 25\text{ }^\circ\text{C}$	-	-	10	mJ







PowerMOS transistor

BUK481-100A



PowerMOS transistor

BUK481-100A



PowerMOS transistor

BUK481-100A




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 1$  A; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{amb})$ ; conditions:  $I_D = 1$  A




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$






Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} (BV_{DSS} - V_{DD})$

**MOUNTING INSTRUCTIONS**



**PRINTED CIRCUIT BOARD**



**PowerMOS transistor**

**BUK482-60A**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.  
The device is intended for use in automotive and general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	2.7	A
$P_{tot}$	Total power dissipation	1.7	W
$T_j$	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 10\text{ V}$	0.13	$\Omega$


**PINNING - SOT223**

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	2.7	A
$I_D$	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	1.7	A
$I_{DM}$	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	11	A
$P_{tot}$	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.7	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board <sup>1</sup>	Mounted on any PCB e.g. Fig.18	-	40	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	75	K/W

<sup>1</sup> Temperature measured 1-3 mm from tab.

## PowerMOS transistor

BUK482-60A

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V};$ $V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 2.7\text{ A}$	-	0.11	0.13	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 2.7\text{ A}$	2	3	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	300	500	pF
$C_{oss}$	Output capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	130	200	pF
$C_{rss}$	Feedback capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	60	100	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	8	14	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	25	45	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	30	45	ns
$t_f$	Turn-off fall time	$R_{gen} = 50\text{ }\Omega$	-	30	45	ns

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	2.7	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	11	A
$V_{SD}$	Diode forward voltage	$I_F = 2.7\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
$t_{rr}$	Reverse recovery time	$I_F = 2.7\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	40	-	ns
$Q_{rr}$	Reverse recovery charge	$I_F = 2.7\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	70	-	nC







## AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 2.7\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $T_{amb} = 25\text{ }^\circ\text{C}$	-	-	30	mJ









PowerMOS transistor

BUK482-60A



PowerMOS transistor

BUK482-60A



PowerMOS transistor

BUK482-60A




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 2.7 \text{ A}$ ; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS\%} = f(T_{amb})$ ; conditions:  $I_D = 2.7 \text{ A}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_j$





Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$


PowerMOS transistor

BUK482-60A

**MOUNTING INSTRUCTIONS**



**PRINTED CIRCUIT BOARD**



**PowerMOS transistor**

**BUK482-100A**

**GENERAL DESCRIPTION**

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.  
The device is intended for use in automotive and general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	100	V
$I_D$	Drain current (DC)	1.8	A
$P_{tot}$	Total power dissipation	1.8	W
$T_j$	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 10\text{ V}$	0.28	Ω


**PINNING - SOT223**

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.8	A
$I_D$	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	1.1	A
$I_{DM}$	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	7.2	A
$P_{tot}$	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.8	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board <sup>1</sup>	Mounted on any PCB e.g. Fig.18	-	40	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	70	K/W

<sup>1</sup> Temperature measured 1-3 mm from tab.

## PowerMOS transistor

BUK482-100A

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V};$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 1.8\text{ A}$	-	0.21	0.28	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.8\text{ A}$	1.5	2.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	300	500	pF
$C_{oss}$	Output capacitance		-	90	120	pF
$C_{rss}$	Feedback capacitance		-	35	50	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	9	14	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	25	40	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	30	45	ns
$t_f$	Turn-off fall time		-	20	40	ns

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	1.8	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	7.2	A
$V_{SD}$	Diode forward voltage	$I_F = 1.8\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
$t_{rr}$	Reverse recovery time	$I_F = 1.8\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	80	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	0.30	-	$\mu\text{C}$

## AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 1.8\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$ $T_{amb} = 25\text{ }^\circ\text{C}$	-	-	40	mJ







PowerMOS transistor

BUK482-100A



PowerMOS transistor

BUK482-100A





PowerMOS transistor

BUK482-100A




Fig. 13. Typical turn-on gate-charge characteristics.  $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 1.8 \text{ A}$ ; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  $W_{DSS}\% = f(T_{amb})$ ; conditions:  $I_D = 1.8 \text{ A}$




Fig. 14. Typical reverse diode current.  $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_J$






Fig. 16. Avalanche energy test circuit.  $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

**MOUNTING INSTRUCTIONS**



**PRINTED CIRCUIT BOARD**



## PowerMOS transistor

BUK483-60A

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in automotive and general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	3.2	A
$P_{tot}$	Total power dissipation	1.8	W
$T_j$	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 10\text{ V}$	0.10	$\Omega$


## PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	3.2	A
$I_D$	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	2.0	A
$I_{DM}$	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	13	A
$P_{tot}$	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.8	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board <sup>1</sup>	Mounted on any PCB eg fig.18	-	40	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of fig.18	-	-	70	K/W

<sup>1</sup> Temperature measured 1-3 mm from tab.

## PowerMOS transistor

BUK483-60A

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	70	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V};$ $V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 3.2\text{ A}$	-	0.07	0.10	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 3.2\text{ A}$	-	6.0	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	650	825	pF
$C_{oss}$	Output capacitance		-	240	350	pF
$C_{rss}$	Feedback capacitance		-	120	160	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	10	20	ns
$t_r$	Turn-on rise time		-	35	55	ns
$t_{doff}$	Turn-off delay time		-	60	90	ns
$t_f$	Turn-off fall time		-	55	80	ns

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	3.2	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	13	A
$V_{SD}$	Diode forward voltage	$I_F = 3.2\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
$t_{rr}$	Reverse recovery time	$I_F = 3.2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	70	-	ns
$Q_{rr}$	Reverse recovery charge		-	0.25	-	$\mu\text{C}$

## AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 3.2\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$ $T_{amb} = 25\text{ }^\circ\text{C}$	-	-	45	mJ







PowerMOS transistor

BUK483-60A



PowerMOS transistor

BUK483-60A



PowerMOS transistor

BUK483-60A




Fig. 13. Typical turn-on gate-charge characteristics.  $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 3.2 \text{ A}$ ; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  $W_{DSS\%} = f(T_{amb})$ ; conditions:  $I_D = 3.2 \text{ A}$




Fig. 14. Typical reverse diode current.  $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_J$





Fig. 16. Avalanche energy test circuit.  $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$


PowerMOS transistor

BUK483-60A

**MOUNTING INSTRUCTIONS**



**PRINTED CIRCUIT BOARD**





# PowerMOS transistor

## Logic level FET

# BUK542-60A/B

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	<b>-60A</b> 60	<b>-60B</b> 60	V
$I_D$	Drain current (DC)	9.2	8.4	A
$P_{tot}$	Total power dissipation	22	22	W
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.15	0.18	$\Omega$


### PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	<b>-60A</b> 9.2	A
$I_D$	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	5.8	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	37	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	22	W
$T_{stg}$	Storage temperature	-	- 55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5.68	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

**PowerMOS transistor**  
**Logic level FET**

BUK542-60A/B

**STATIC CHARACTERISTICS** $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 8.5\text{ A}$	-	0.12	0.15	$\Omega$
		<b>BUK542-60A</b>	-	0.15	0.18	$\Omega$
		<b>BUK542-60B</b>	-			

**DYNAMIC CHARACTERISTICS** $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 8.5\text{ A}$	5	6.7	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	600	$\text{pF}$
$C_{oss}$	Output capacitance		-	150	200	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	65	100	$\text{pF}$
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega; R_{gen} = 50\text{ }\Omega$	-	12	18	ns
$t_r$	Turn-on rise time		-	60	80	ns
$t_{doff}$	Turn-off delay time		-	50	70	ns
$t_f$	Turn-off fall time		-	45	70	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

**ISOLATION** $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	$\text{pF}$

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	9.2	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	37	A
$V_{SD}$	Diode forward voltage	$I_F = 9.2\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
$t_{rr}$	Reverse recovery time	$I_F = 9.2\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge	$I_F = 9.2\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.15	-	$\mu\text{C}$





PowerMOS transistor  
Logic level FET

BUK542-60A/B

**AVALANCHE LIMITING VALUE**







$T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}$ ; $V_{DO} \leq 25\text{ V}$ ; $V_{GS} = 5\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	30	mJ









PowerMOS transistor  
Logic level FET

BUK542-60A/B



PowerMOS transistor  
Logic level FET

BUK542-60A/B



# PowerMOS transistor Logic level FET

## BUK542-100A/B

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK542</b>	<b>-100A</b>	<b>-100B</b>	
$V_{DS}$	Drain-source voltage	100	100	V
$I_D$	Drain current (DC)	6.3	5.6	A
$P_{tot}$	Total power dissipation	22	22	W
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.28	0.35	$\Omega$


### PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	<b>-100A</b> 6.3	A
$I_D$	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	4	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	25	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	22	W
$T_{stg}$	Storage temperature	-	- 55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5.68	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

**PowerMOS transistor**  
**Logic level FET**
**BUK542-100A/B**
**STATIC CHARACTERISTICS**
 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V};$ $I_D = 5.5\text{ A}$	-	0.25	0.28	$\Omega$
		<b>BUK542-100A</b>	-	0.3	0.35	$\Omega$
		<b>BUK542-100B</b>	-			

**DYNAMIC CHARACTERISTICS**
 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5.5\text{ A}$	4.5	6	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	600	$\text{pF}$
$C_{oss}$	Output capacitance		-	90	120	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	35	50	$\text{pF}$
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	12	18	ns
$t_r$	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	45	70	ns
$t_{d\ off}$	Turn-off delay time		-	50	70	ns
$t_f$	Turn-off fall time		-	30	45	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

**ISOLATION**
 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	$\text{pF}$

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS**
 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	6.3	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	25	A
$V_{SD}$	Diode forward voltage	$I_F = 6.3\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 6.3\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	80	-	ns
$Q_{rr}$	Reverse recovery charge		-	0.30	-	$\mu\text{C}$





PowerMOS transistor  
Logic level FET

BUK542-100A/B

**AVALANCHE LIMITING VALUE**

$T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 10\text{ A}$ ; $V_{DD} \leq 50\text{ V}$ ; $V_{GS} = 5\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	30	mJ











PowerMOS transistor  
Logic level FET

BUK542-100A/B



PowerMOS transistor  
Logic level FET

BUK542-100A/B



# PowerMOS transistor

## Logic level FET

# BUK543-60A/B

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK543</b>	<b>-60A</b>	<b>-60B</b>	
$V_{DS}$	Drain-source voltage	60	60	V
$I_D$	Drain current (DC)	13	12	A
$P_{tot}$	Total power dissipation	25	25	W
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.085	0.1	$\Omega$


### PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	<b>-60A</b> 13	A
$I_D$	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	8.2	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	52	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	25	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{thj-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5.0	K/W
$R_{thj-a}$	Thermal resistance junction to ambient		-	55	-	K/W

**PowerMOS transistor  
Logic level FET**
**BUK543-60A/B**
**STATIC CHARACTERISTICS**
 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 10\text{ A}$	-	0.075	0.085	$\Omega$
		<b>BUK543-60A</b>	-	0.075	0.085	$\Omega$
		<b>BUK543-60B</b>	-	0.08	0.10	$\Omega$

**DYNAMIC CHARACTERISTICS**
 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 10\text{ A}$	7	10	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	700	825	pF
$C_{oss}$	Output capacitance		-	240	350	pF
$C_{rss}$	Feedback capacitance		-	130	160	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	20	30	ns
$t_r$	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	95	120	ns
$t_{doff}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	80	110	ns
$t_f$	Turn-off fall time		-	65	85	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

**ISOLATION**
 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS**
 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	13	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	52	A
$V_{SD}$	Diode forward voltage	$I_F = 13\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 13\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.20	-	$\mu\text{C}$





PowerMOS transistor  
Logic level FET

BUK543-60A/B

**AVALANCHE LIMITING VALUE**







$T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 20\text{ A}$ ; $V_{DD} \leq 25\text{ V}$ ; $V_{GS} = 5\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	45	mJ









PowerMOS transistor  
Logic level FET

BUK543-60A/B



PowerMOS transistor  
Logic level FET

BUK543-60A/B



**PowerMOS transistor  
Logic level FET**

**BUK543-100A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.  
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK543</b>			
$V_{DS}$	Drain-source voltage	-100A 100	-100B 100	V
$I_D$	Drain current (DC)	8.3	7.5	A
$P_{tot}$	Total power dissipation	25	25	W
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.18	0.22	$\Omega$


**PINNING - SOT186**

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	-100A 8.3	A
$I_D$	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	-100B 5.2	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	33	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	25	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	5.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W



# PowerMOS transistor

## Logic level FET

BUK543-100A/B

### STATIC CHARACTERISTICS

T<sub>hs</sub> = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V; I <sub>D</sub> = 0.25 mA	100	-	-	V
V <sub>GS(TO)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> ; I <sub>D</sub> = 1 mA	1.0	1.5	2.0	V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>DS</sub> = 100 V; V <sub>GS</sub> = 0 V; T <sub>J</sub> = 25 °C	-	1	10	μA
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>DS</sub> = 100 V; V <sub>GS</sub> = 0 V; T <sub>J</sub> = 125 °C	-	0.1	1.0	mA
I <sub>GSS</sub>	Gate source leakage current	V <sub>GS</sub> = ±15 V; V <sub>DS</sub> = 0 V	-	10	100	nA
R <sub>DS(ON)</sub>	Drain-source on-state resistance	V <sub>GS</sub> = 5 V; I <sub>D</sub> = 5 A	-	0.17	0.18	Ω
		<b>BUK543-100A</b>	-	0.20	0.22	Ω
		<b>BUK543-100B</b>	-			

### DYNAMIC CHARACTERISTICS

T<sub>hs</sub> = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 25 V; I <sub>D</sub> = 5 A	6.0	8.0	-	S
C <sub>iss</sub>	Input capacitance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 25 V; f = 1 MHz	-	620	825	pF
C <sub>oss</sub>	Output capacitance		-	180	250	pF
C <sub>rss</sub>	Feedback capacitance		-	90	120	pF
t <sub>d on</sub>	Turn-on delay time	V <sub>DD</sub> = 30 V; I <sub>D</sub> = 3 A;	-	10	20	ns
t <sub>r</sub>	Turn-on rise time	V <sub>GS</sub> = 5 V; R <sub>GS</sub> = 50 Ω;	-	45	60	ns
t <sub>d off</sub>	Turn-off delay time	R <sub>gen</sub> = 50 Ω	-	90	115	ns
t <sub>f</sub>	Turn-off fall time		-	40	55	ns
L <sub>d</sub>	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L <sub>s</sub>	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

### ISOLATION

T<sub>hs</sub> = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>isol</sub>	Repetitive peak voltage from all three terminals to external heatsink	R.H. ≤ 65% ; clean and dustfree	-	-	1500	V
C <sub>isol</sub>	Capacitance from T2 to external heatsink	f = 1 MHz	-	12	-	pF

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T<sub>hs</sub> = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sub>DR</sub>	Continuous reverse drain current	-	-	-	8.3	A
I <sub>DRM</sub>	Pulsed reverse drain current	-	-	-	33	A
V <sub>SD</sub>	Diode forward voltage	I <sub>F</sub> = 8.3 A; V <sub>GS</sub> = 0 V	-	1.1	1.3	V
t <sub>rr</sub>	Reverse recovery time	I <sub>F</sub> = 8.3 A; -dI <sub>F</sub> /dt = 100 A/μs;	-	80	-	ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>GS</sub> = 0 V; V <sub>R</sub> = 30 V	-	0.5	-	μC





PowerMOS transistor  
Logic level FET

BUK543-100A/B

**AVALANCHE LIMITING VALUE**







$T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 13\text{ A}$ ; $V_{DD} \leq 50\text{ V}$ ; $V_{GS} = 5\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	70	mJ









PowerMOS transistor  
Logic level FET

BUK543-100A/B



PowerMOS transistor  
Logic level FET

BUK543-100A/B



**PowerMOS transistor  
Logic level FET**

**BUK545-60A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK545</b>	<b>-60A</b>	<b>-60B</b>	
$V_{DS}$	Drain-source voltage	60	60	V
$I_D$	Drain current (DC)	20	18	A
$P_{tot}$	Total power dissipation	30	30	W
$T_j$	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.042	0.055	Ω


**PINNING - SOT186**

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	20	A
$I_D$	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	13	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	80	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	30	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	-	-	55	-	K/W

# PowerMOS transistor

## Logic level FET

BUK545-60A/B

### STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 20\text{ A}$	-	0.035	0.042	$\Omega$
		<b>BUK545-60A</b>	-	0.045	0.055	$\Omega$
		<b>BUK545-60B</b>	-			

### DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	11	20	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1450	1750	$\text{pF}$
$C_{oss}$	Output capacitance		-	500	600	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	220	275	$\text{pF}$
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
$t_r$	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\ \Omega;$	-	120	150	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	160	220	ns
$t_f$	Turn-off fall time		-	110	145	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

### ISOLATION

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	$\text{pF}$

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	20	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	80	A
$V_{SD}$	Diode forward voltage	$I_F = 20\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	2.0	V
$t_{rr}$	Reverse recovery time	$I_F = 20\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.25	-	$\mu\text{C}$

PowerMOS transistor  
Logic level FET

BUK545-60A/B

**AVALANCHE LIMITING VALUE**

$T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 39\text{ A}$ ; $V_{DD} \leq 25\text{ V}$ ; $V_{GS} = 5\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	90	mJ




Fig. 1. Normalised power dissipation.  
 $PD\% = 100 \cdot P_D / P_{D\ 25\text{ }^{\circ}\text{C}} = f(T_{hs})$




Fig. 3. Safe operating area.  $T_{hs} = 25\text{ }^{\circ}\text{C}$   
 $I_D$  &  $I_{DM} = f(V_{DS})$ ;  $I_{DM}$  single pulse; parameter  $t_p$




Fig. 2. Normalised continuous drain current.  
 $ID\% = 100 \cdot I_D / I_{D\ 25\text{ }^{\circ}\text{C}} = f(T_{hs})$ ; conditions:  $V_{GS} \geq 5\text{ V}$




Fig. 4. Transient thermal impedance.  
 $Z_{th\ j\text{-}hs} = f(t)$ ; parameter  $D = t_p / T$

PowerMOS transistor  
Logic level FET

BUK545-60A/B




Fig. 5. Typical output characteristics,  $T_j = 25 \text{ }^\circ\text{C}$ .  
 $I_D = f(V_{DS})$ ; parameter  $V_{GS}$




Fig. 8. Typical transconductance,  $T_j = 25 \text{ }^\circ\text{C}$ .  
 $g_{fs} = f(I_D)$ ; conditions:  $V_{DS} = 25 \text{ V}$




Fig. 6. Typical on-state resistance,  $T_j = 25 \text{ }^\circ\text{C}$ .  
 $R_{DS(ON)} = f(I_D)$ ; parameter  $V_{GS}$




Fig. 9. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)} / R_{DS(ON)25 \text{ }^\circ\text{C}} = f(T_j)$ ;  $I_D = 20 \text{ A}$ ;  $V_{GS} = 5 \text{ V}$




Fig. 7. Typical transfer characteristics.  
 $I_D = f(V_{GS})$ ; conditions:  $V_{DS} = 25 \text{ V}$ ; parameter  $T_j$










Fig. 10. Gate threshold voltage.  
 $V_{GS(TO)} = f(T_j)$ ; conditions:  $I_D = 1 \text{ mA}$ ;  $V_{DS} = V_{GS}$



PowerMOS transistor  
Logic level FET

BUK545-60A/B



# PowerMOS transistor Logic level FET

**BUK545-60H**

## GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope. The device is intended for use in Automotive applications, Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	21	A
$P_{tot}$	Total power dissipation	30	W
$T_j$	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	38	mΩ


## PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	21	A
$I_D$	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	13.5	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	82	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	30	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	With heatsink compound	-	4.17	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	-	55	-	K/W

# PowerMOS transistor

## Logic level FET

BUK545-60H

### STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 20\text{ A}$	-	25	38	m $\Omega$

### DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	11	20	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1200	1750	pF
$C_{oss}$	Output capacitance		-	470	600	pF
$C_{rss}$	Feedback capacitance		-	180	275	pF
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega; R_{gen} = 50\text{ }\Omega$	-	25	40	ns
$t_r$	Turn-on rise time		-	120	150	ns
$t_{d\text{off}}$	Turn-off delay time		-	160	220	ns
$t_f$	Turn-off fall time		-	110	145	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

### ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	21	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	84	A
$V_{SD}$	Diode forward voltage	$I_F = 21\text{ A}; V_{GS} = 0\text{ V}$	-	0.9	2.0	V
$t_{rr}$	Reverse recovery time	$I_F = 21\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge	$I_F = 21\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.25	-	$\mu\text{C}$

**PowerMOS transistor**  
**Logic level FET**

**BUK545-60H**

**AVALANCHE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41 \text{ A}$ ; $V_{DD} \leq 25 \text{ V}$ ; $T_{hs} = 25 \text{ }^\circ\text{C}$ $V_{GS} = 5 \text{ V}$ ; $R_{GS} = 50 \text{ } \Omega$	-	-	90	mJ



PowerMOS transistor  
Logic level FET

BUK545-60H




Fig. 5. Typical output characteristics,  $T_j = 25\text{ }^\circ\text{C}$ .  
 $I_D = f(V_{DS})$ ; parameter  $V_{GS}$




Fig. 8. Typical transconductance,  $T_j = 25\text{ }^\circ\text{C}$ .  
 $g_{fs} = f(I_D)$ ; conditions:  $V_{DS} = 10\text{ V}$




Fig. 6. Typical on-state resistance,  $T_j = 25\text{ }^\circ\text{C}$ .  
 $R_{DS(ON)} = f(I_D)$ ; parameter  $V_{GS}$




Fig. 9. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ }^\circ\text{C}} = f(T_j)$ ;  $I_D = 20\text{ A}$ ;  $V_{GS} = 5\text{ V}$




Fig. 7. Typical transfer characteristics.  
 $I_D = f(V_{GS})$ ; conditions:  $V_{DS} = 25\text{ V}$ ; parameter  $T_j$










Fig. 10. Gate threshold voltage.  
 $V_{GS(TO)} = f(T_j)$ ; conditions:  $I_D = 1\text{ mA}$ ;  $V_{DS} = V_{GS}$

PowerMOS transistor  
Logic level FET

BUK545-60H



# PowerMOS transistor

## Logic level FET

### BUK545-100A/B

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK545</b>	<b>-100A</b>	<b>-100B</b>	
$V_{DS}$	Drain-source voltage	100	100	V
$I_D$	Drain current (DC)	13	12	A
$P_{tot}$	Total power dissipation	30	30	W
$T_j$	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.085	0.11	$\Omega$


### PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
$V_{DS}$	Drain-source voltage	-	-	100		V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100		V
$\pm V_{GS}$	Gate-source voltage	-	-	15		V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20		V
$I_D$	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	<b>-100A</b>	<b>-100B</b>	A
$I_D$	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	13	12	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	52	48	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	30		W
$T_{slg}$	Storage temperature	-	-55	150		°C
$T_j$	Junction Temperature	-	-	150		°C

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th-j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
$R_{th-j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

# PowerMOS transistor

## Logic level FET

BUK545-100A/B

### STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V};$ $I_D = 13\text{ A}$	-	0.075	0.085	$\Omega$
		<b>BUK545-100A</b>	-	0.09	0.11	$\Omega$
		<b>BUK545-100B</b>	-			

### DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 13\text{ A}$	10	13.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1450	1750	pF
$C_{oss}$	Output capacitance		-	280	350	pF
$C_{rss}$	Feedback capacitance		-	100	150	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
$t_r$	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	65	85	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	135	180	ns
$t_f$	Turn-off fall time		-	80	110	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

### ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	pF

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	13	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	52	A
$V_{SD}$	Diode forward voltage	$I_F = 13\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
$t_{rr}$	Reverse recovery time	$I_F = 13\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.70	-	$\mu\text{C}$



PowerMOS transistor  
Logic level FET

BUK545-100A/B

**AVALANCHE LIMITING VALUE**

$T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 25\text{ A}$ ; $V_{DD} \leq 50\text{ V}$ ; $V_{GS} = 5\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	140	mJ




Fig.1. Normalised power dissipation.  
 $PD\% = 100 \cdot P_D / P_{D25\text{ }^{\circ}\text{C}} = f(T_{hs})$




Fig.3. Safe operating area.  $T_{hs} = 25\text{ }^{\circ}\text{C}$   
 $I_D$  &  $I_{DM} = f(V_{DS})$ ;  $I_{DM}$  single pulse; parameter  $t_p$




Fig.2. Normalised continuous drain current.  
 $ID\% = 100 \cdot I_D / I_{D25\text{ }^{\circ}\text{C}} = f(T_{hs})$ ; conditions:  $V_{GS} \geq 5\text{ V}$










Fig.4. Transient thermal impedance.  
 $Z_{th\text{ }i\text{-}hs} = f(t)$ ; parameter  $D = t_p / T$







PowerMOS transistor  
Logic level FET

BUK545-100A/B



PowerMOS transistor  
Logic level FET

BUK545-100A/B



# PowerMOS transistor Logic level FET

# BUK545-200A/B

## GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK545</b>	<b>-200A</b>	<b>-200B</b>	
$V_{DS}$	Drain-source voltage	200	200	V
$I_D$	Drain current (DC)	7.6	7	A
$P_{tot}$	Total power dissipation	30	30	W
$T_j$	Junction temperature	150	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.23	0.28	$\Omega$


## PINNING - SOT186

PIN	DESCRIPTION
1	gate
2	drain
3	source
case	isolated

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	200	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	<b>-200A</b> 7.6	A
$I_D$	Drain current (DC)	$T_{hs} = 100\text{ }^\circ\text{C}$	-	4.8	A
$I_{DM}$	Drain current (pulse peak value)	$T_{hs} = 25\text{ }^\circ\text{C}$	-	<b>-200B</b> 4.4	A
				30	A
$P_{tot}$	Total power dissipation	$T_{hs} = 25\text{ }^\circ\text{C}$	-	30	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-hs}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	4.17	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	55	-	K/W

# PowerMOS transistor

## Logic level FET

BUK545-200A/B

### STATIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 7\text{ A}$	-	0.2	0.23	$\Omega$
		<b>BUK545-200A</b>	-	0.24	0.28	$\Omega$
		<b>BUK545-200B</b>	-			

### DYNAMIC CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 7\text{ A}$	8.0	15	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1600	2000	$\text{pF}$
$C_{oss}$	Output capacitance		-	180	250	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	55	80	$\text{pF}$
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 5\text{ V}; R_{gen} = 50\text{ }\Omega$	-	25	40	ns
$t_r$	Turn-on rise time		-	45	75	ns
$t_{doff}$	Turn-off delay time		-	140	180	ns
$t_f$	Turn-off fall time		-	40	55	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

### ISOLATION

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1\text{ MHz}$	-	12	-	$\text{pF}$

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	7.6	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	30	A
$V_{SD}$	Diode forward voltage	$I_F = 7.6\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 7.6\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	150	-	ns
$Q_{rr}$	Reverse recovery charge		-	1.3	-	$\mu\text{C}$





PowerMOS transistor  
Logic level FET

BUK545-200A/B

**AVALANCHE LIMITING VALUE**







$T_{hs} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}$ ; $V_{DD} \leq 100\text{ V}$ ; $V_{GS} = 5\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$	-	-	100	mJ









PowerMOS transistor  
Logic level FET

BUK545-200A/B



PowerMOS transistor  
Logic level FET

BUK545-200A/B





# PowerMOS transistor

## Logic level FET

BUK552-60A/B

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK552</b>	<b>-60A</b>	<b>-60B</b>	
$V_{DS}$	Drain-source voltage	60	60	V
$I_D$	Drain current (DC)	14	13	A
$P_{tot}$	Total power dissipation	60	60	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.15	0.18	$\Omega$


### PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	<b>-60A</b> 14	A
$I_D$	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	10	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	56	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	60	W
$T_{stg}$	Storage temperature	-	-55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

# PowerMOS transistor

## Logic level FET

BUK552-60A/B

### STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 8.5\text{ A}$	-	0.12	0.15	$\Omega$
		<b>BUK552-60A</b>	-	0.15	0.18	$\Omega$
		<b>BUK552-60B</b>	-	0.15	0.18	$\Omega$

### DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 8.5\text{ A}$	5	6.7	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	600	pF
$C_{oss}$	Output capacitance		-	150	200	pF
$C_{rss}$	Feedback capacitance		-	65	100	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	12	18	ns
$t_r$	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	60	80	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	50	70	ns
$t_f$	Turn-off fall time		-	45	70	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	14	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	56	A
$V_{SD}$	Diode forward voltage	$I_F = 14\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
$t_{rr}$	Reverse recovery time	$I_F = 14\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.18	-	$\mu\text{C}$







### AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}; V_{DD} \leq 25\text{ V}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	30	mJ







PowerMOS transistor  
Logic level FET

BUK552-60A/B



PowerMOS transistor  
Logic level FET

BUK552-60A/B



PowerMOS transistor  
Logic level FET

BUK552-60A/B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 14$  A; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 14$  A




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{S_{DS}})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot B V_{DSS} / (B V_{DSS} - V_{DD})$

**PowerMOS transistor  
Logic level FET**

**BUK552-100A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPs), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK552</b>	<b>-100A</b>	<b>-100B</b>	
$V_{DS}$	Drain-source voltage	100	100	V
$I_D$	Drain current (DC)	10	8.5	A
$P_{tot}$	Total power dissipation	60	60	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.28	0.35	$\Omega$


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	<b>-100A</b> 10	A
$I_D$	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	7	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	40	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	60	W
$T_{stg}$	Storage temperature	-	- 55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

# PowerMOS transistor

## Logic level FET

BUK552-100A/B

### STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 5.5\text{ A}$	-	0.25	0.28	$\Omega$
		<b>BUK552-100A</b>	-	0.3	0.35	$\Omega$
		<b>BUK552-100B</b>	-			

### DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5.5\text{ A}$	4.5	6	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	600	pF
$C_{oss}$	Output capacitance		-	90	120	pF
$C_{rss}$	Feedback capacitance		-	35	50	pF
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 5\text{ V}; R_{gen} = 50\text{ }\Omega$	-	12	18	ns
$t_r$	Turn-on rise time		-	45	70	ns
$t_{d\text{off}}$	Turn-off delay time		-	50	70	ns
$t_f$	Turn-off fall time		-	30	45	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	10	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	40	A
$V_{SD}$	Diode forward voltage	$I_F = 10\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 10\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	90	-	ns
$Q_{rr}$	Reverse recovery charge		-	0.35	-	$\mu\text{C}$







### AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 10\text{ A}; V_{DD} \leq 50\text{ V}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	30	mJ

PowerMOS transistor  
Logic level FET







BUK552-100A/B





PowerMOS transistor  
Logic level FET

BUK552-100A/B



PowerMOS transistor  
Logic level FET

BUK552-100A/B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 10$  A; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 10$  A




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{S_{DS}})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

# PowerMOS transistor

## Voltage clamped logic level FET

**BUK553-48C**

### GENERAL DESCRIPTION

Protected N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in automotive applications. It has built-in zener diodes providing active drain voltage clamping.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain-source clamp voltage	40	48	58	V
$I_D$	Drain current (DC)			21	A
$P_{tot}$	Total power dissipation			75	W
$T_j$	Junction temperature			175	°C
$W_{DSRR}$	Repetitive clamped turn off energy; $T_j = 150^\circ\text{C}$			50	mJ
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$			85	mΩ


### PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	continuous	-	30	V
$V_{DG}$	Drain-gate voltage	continuous	-	30	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$I_D$	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	21	A
$I_D$	Drain current (DC)	$T_{mb} = 100^\circ\text{C}$	-	15	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	84	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	75	W
$T_{stg}$	Storage temperature	-	-55	175	°C
$T_j$	Junction Temperature	-	-55	175	°C

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to heatsink	with heatsink compound	-	-	2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

# PowerMOS transistor

## Voltage clamped logic level FET

BUK553-48C

### STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DG}$	Drain-gate zener voltage	$0.2 \leq -I_G \leq 0.4\text{ mA}$ ; $-55^\circ\text{C} \leq T_j \leq 150^\circ\text{C}$	38	45	54	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ ; $I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$V_{GS(ON)}$	Gate voltage	$V_{DS} = 10\text{ V}$ ; $I_D = 10\text{ A}$ ; $-55^\circ\text{C} \leq T_j \leq 150^\circ\text{C}$	2.0	3.1	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 30\text{ V}$ ; $V_{GS} = 0\text{ V}$ ; $T_j = 150^\circ\text{C}$	-	0.01	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}$ ; $V_{DS} = 0\text{ V}$ ; $T_j = 150^\circ\text{C}$	-	0.1	10	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}$ ; $I_D = 10\text{ A}$	-	65	85	$\text{m}\Omega$

### DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain source clamp voltage (peak value)	$R_G = 10\text{ k}\Omega$ ; $I_D = 10\text{ A}$ ; $-55 \leq T_j \leq 150^\circ\text{C}$ ; Inductive load.	40	48	58	V
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}$ ; $I_D = 10\text{ A}$	7	12	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}$ ; $V_{DS} = 25\text{ V}$ ; $f = 1\text{ MHz}$	-	550	825	pF
$C_{oss}$	Output capacitance		-	240	350	pF
$C_{rss}$	Feedback capacitance		-	100	160	pF
$t_{d\text{on}}$	Turn-on delay time	$V_{DD} = 12\text{ V}$ ; $I_D = 5\text{ A}$ ; $V_{GS} = 5\text{ V}$ ; $R_G = 10\text{ k}\Omega$ ;	-	3.5	-	$\mu\text{s}$
$t_r$	Turn-on rise time		-	22	-	$\mu\text{s}$
$t_{d\text{off}}$	Turn-off delay time		-	16	-	$\mu\text{s}$
$t_f$	Turn-off fall time		-	18	-	$\mu\text{s}$
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	21	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	84	A
$V_{SD}$	Diode forward voltage	$I_F = 21\text{ A}$ ; $V_{GS} = 0\text{ V}$	-	1.3	1.7	V

PowerMOS transistor  
Voltage clamped logic level FET

BUK553-48C







CLAMPED ENERGY LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$W_{DSRS}$	Non-repetitive drain-source clamped inductive turn off energy	$T_J = 25^\circ\text{C}$ prior to clamping; $I_D = 10\text{ A}$ ; $V_{DD} \leq 16\text{ V}$ ; $V_{GS} = 5\text{ V}$ ; $R_G = 10\text{ k}\Omega$ ; inductive load	-	200	mJ
$W_{DSRR}$	Drain-source repetitive clamped inductive turn off energy	$T_J = 150^\circ\text{C}$ prior to clamping; $I_D = 10\text{ A}$ ; $V_{DD} \leq 16\text{ V}$ ; $V_{GS} = 5\text{ V}$ ; $R_G = 10\text{ k}\Omega$ ; inductive load	-	50	mJ



PowerMOS transistor  
Voltage clamped logic level FET

BUK553-48C



PowerMOS transistor  
Voltage clamped logic level FET

BUK553-48C




Fig. 11. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)}/R_{DS(ON)25^\circ C} = f(T_j)$ ;  $I_D = 10\text{ A}$ ;  $V_{GS} = 5\text{ V}$




Fig. 14. Gate threshold voltage.  
 $V_{GS(T0)} = f(T_j)$ ; conditions:  $I_D = 1\text{ mA}$ ;  $V_{DS} = V_{GS}$




Fig. 12. Sub-threshold drain current.  
 $I_D = f(V_{GS})$ ; conditions:  $T_j = 25^\circ C$ ;  $V_{DS} = V_{GS}$




Fig. 15. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ; parameter  $T_j$




Fig. 13. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ;  $f = 1\text{ MHz}$






Fig. 16. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 10\text{ A}$ ; parameter  $V_{DS}$

PowerMOS transistor  
Voltage clamped logic level FET

BUK553-48C





# PowerMOS transistor

## Logic level FET

# BUK553-60A/B

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.		UNIT
		-60A	-60B	
$V_{DS}$	Drain-source voltage	60	60	V
$I_D$	Drain current (DC)	21	20	A
$P_{tot}$	Total power dissipation	75	75	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.085	0.10	$\Omega$


### PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
$V_{DS}$	Drain-source voltage	-	-	60		V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60		V
$\pm V_{GS}$	Gate-source voltage	-	-	15		V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20		V
$I_D$	Drain current (DC)	$T_{mb} = 25\text{ °C}$	-	-60A	-60B	A
$I_D$	Drain current (DC)	$T_{mb} = 100\text{ °C}$	-	21	20	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25\text{ °C}$	-	15	14	A
				84	80	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25\text{ °C}$	-	75		W
$T_{stg}$	Storage temperature	-	- 55	175		°C
$T_j$	Junction Temperature	-	-	175		°C

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

# PowerMOS transistor

## Logic level FET

BUK553-60A/B

### STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ °C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ °C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 10\text{ A}$	-	0.075	0.085	$\Omega$
		<b>BUK553-60A</b>	-	0.08	0.10	$\Omega$
		<b>BUK553-60B</b>	-			

### DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 10\text{ A}$	7	10	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	700	825	pF
$C_{oss}$	Output capacitance		-	240	350	pF
$C_{rss}$	Feedback capacitance		-	130	160	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	20	30	ns
$t_r$	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\ \Omega;$	-	95	120	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	80	110	ns
$t_f$	Turn-off fall time		-	65	85	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	21	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	84	A
$V_{SD}$	Diode forward voltage	$I_F = 21\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
$t_{rr}$	Reverse recovery time	$I_F = 21\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.25	-	$\mu\text{C}$







### AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 20\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\ \Omega$	-	-	45	mJ







PowerMOS transistor  
Logic level FET

BUK553-60A/B



PowerMOS transistor  
Logic level FET

BUK553-60A/B



PowerMOS transistor  
Logic level FET

BUK553-60A/B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 20$  A; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 20$  A




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

# PowerMOS transistor

## Logic level FET

### BUK553-100A/B

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK553</b>			
$V_{DS}$	Drain-source voltage	<b>-100A</b> 100	<b>-100B</b> 100	V
$I_D$	Drain current (DC)	13	12	A
$P_{tot}$	Total power dissipation	75	75	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.18	0.22	$\Omega$


### PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{mb} = 25\text{ °C}$	-	<b>-100A</b> 13	A
$I_D$	Drain current (DC)	$T_{mb} = 100\text{ °C}$	-	9	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25\text{ °C}$	-	52	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25\text{ °C}$	-	75	W
$T_{stg}$	Storage temperature	-	-55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	2.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

# PowerMOS transistor

## Logic level FET

BUK553-100A/B

### STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 6.5\text{ A}$	-	0.17	0.18	$\Omega$
		<b>BUK553-100A</b>	-	0.20	0.22	$\Omega$
		<b>BUK553-100B</b>	-			

### DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 6.5\text{ A}$	6.0	8.0	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	620	825	pF
$C_{oss}$	Output capacitance		-	180	250	pF
$C_{rss}$	Feedback capacitance		-	90	120	pF
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	10	20	ns
$t_r$	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	60	ns
$t_{d(off)}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	90	115	ns
$t_f$	Turn-off fall time		-	40	55	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	13	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	52	A
$V_{SD}$	Diode forward voltage	$I_F = 13\text{ A}; V_{GS} = 0\text{ V}$	-	1.2	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 13\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.6	-	$\mu\text{C}$







### AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 13\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	70	mJ

PowerMOS transistor  
Logic level FET







BUK553-100A/B





PowerMOS transistor  
Logic level FET

BUK553-100A/B



PowerMOS transistor  
Logic level FET

BUK553-100A/B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 13 \text{ A}$ ; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 13 \text{ A}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_j$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

**PowerMOS transistor  
Logic level FET**

**BUK554-200A/B**

**GENERAL DESCRIPTION**

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK554</b>	<b>-200A</b>	<b>-200B</b>	
$V_{DS}$	Drain-source voltage	200	200	V
$I_D$	Drain current (DC)	9.2	8.2	A
$P_{tot}$	Total power dissipation	90	90	W
$T_J$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.4	0.5	$\Omega$


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	200	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	<b>-200A</b> 9.2	A
$I_D$	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	6.5	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	36	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	90	W
$T_{stg}$	Storage temperature	-	-55	175	°C
$T_J$	Junction Temperature	-	-	175	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.67	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

# PowerMOS transistor

## Logic level FET

BUK554-200A/B

### STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 3.5\text{ A}$	-	0.35	0.4	$\Omega$
		<b>BUK554-200A</b>	-	0.4	0.5	$\Omega$
		<b>BUK554-200B</b>	-	0.4	0.5	$\Omega$

### DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 3.5\text{ A}$	3.5	6.0	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	800	1000	pF
$C_{oss}$	Output capacitance		-	120	160	pF
$C_{rss}$	Feedback capacitance		-	65	90	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.9\text{ A};$	-	16	30	ns
$t_r$	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	75	110	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	120	180	ns
$t_f$	Turn-off fall time		-	50	75	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	9.2	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	36	A
$V_{SD}$	Diode forward voltage	$I_F = 9.2\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.3	V
$t_{rr}$	Reverse recovery time	$I_F = 9.2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	200	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 100\text{ V}$	-	0.6	-	$\mu\text{C}$







### AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 9\text{ A}; V_{DD} \leq 100\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	50	mJ







PowerMOS transistor  
Logic level FET

BUK554-200A/B







PowerMOS transistor  
Logic level FET

BUK554-200A/B



PowerMOS transistor  
Logic level FET

BUK554-200A/B



# PowerMOS transistor

## Logic level FET

# BUK555-60A/B

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK555</b>	<b>-60A</b>	<b>-60B</b>	
$V_{DS}$	Drain-source voltage	60	60	V
$I_D$	Drain current (DC)	39	35	A
$P_{tot}$	Total power dissipation	125	125	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.042	0.055	$\Omega$


### PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	<b>-60A</b> 39	A
$I_D$	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	28	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	156	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature	-	- 55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W



# PowerMOS transistor

## Logic level FET

BUK555-60A/B

### STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 20\text{ A}$	-	0.035	0.042	$\Omega$
		<b>BUK555-60A</b>	-	0.045	0.055	$\Omega$
		<b>BUK555-60B</b>	-			

### DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	11	20	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1450	1750	$\text{pF}$
$C_{oss}$	Output capacitance		-	500	600	$\text{pF}$
$C_{rss}$	Feedback capacitance		-	220	275	$\text{pF}$
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
$t_r$	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	120	150	ns
$t_{doff}$	Turn-off delay time		-	160	220	ns
$t_f$	Turn-off fall time		-	110	145	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	39	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	156	A
$V_{SD}$	Diode forward voltage	$I_F = 39\text{ A}; V_{GS} = 0\text{ V}$	-	1.4	2.0	V
$t_{rr}$	Reverse recovery time	$I_F = 39\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s}; V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge		-	0.30	-	$\mu\text{C}$







### AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 39\text{ A}; V_{DD} \leq 25\text{ V}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	90	mJ

PowerMOS transistor  
Logic level FET

BUK555-60A/B



PowerMOS transistor  
Logic level FET

BUK555-60A/B




Fig. 7. Typical transfer characteristics.  
 $I_D = f(V_{GS})$ ; conditions:  $V_{DS} = 25\text{ V}$ ; parameter  $T_j$




Fig. 10. Gate threshold voltage.  
 $V_{GS(T0)} = f(T_j)$ ; conditions:  $I_D = 1\text{ mA}$ ;  $V_{DS} = V_{GS}$




Fig. 8. Typical transconductance,  $T_j = 25\text{ °C}$ .  
 $g_{fs} = f(I_D)$ ; conditions:  $V_{DS} = 25\text{ V}$




Fig. 11. Sub-threshold drain current.  
 $I_D = f(V_{GS})$ ; conditions:  $T_j = 25\text{ °C}$ ;  $V_{DS} = V_{GS}$




Fig. 9. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)}/R_{DS(ON)25\text{ °C}} = f(T_j)$ ;  $I_D = 20\text{ A}$ ;  $V_{GS} = 5\text{ V}$




Fig. 12. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ;  $f = 1\text{ MHz}$

PowerMOS transistor  
Logic level FET

BUK555-60A/B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 39 \text{ A}$ ; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 39 \text{ A}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_j$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

# PowerMOS transistor

## Logic level FET

BUK555-60H

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope.

The device is intended for use in Automotive applications, Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	41	A
$P_{tot}$	Total power dissipation	125	W
$T_j$	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	38	mΩ


### PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	41	A
$I_D$	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	29	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	164	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature	-	-55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		60	-	K/W

# PowerMOS transistor

## Logic level FET

BUK555-60H

### STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 20\text{ A}$	-	25	38	m $\Omega$

### DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 20\text{ A}$	11	20	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1200	1750	pF
$C_{oss}$	Output capacitance		-	470	600	pF
$C_{rss}$	Feedback capacitance		-	180	275	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	25	40	ns
$t_r$	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	120	150	ns
$t_{d\text{ off}}$	Turn-off delay time		-	160	220	ns
$t_f$	Turn-off fall time		-	110	145	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	41	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	164	A
$V_{SD}$	Diode forward voltage	$I_F = 41\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	2.0	V
$t_{rr}$	Reverse recovery time	$I_F = 41\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	60	-	ns
$Q_{rr}$	Reverse recovery charge		-	0.30	-	$\mu\text{C}$







### AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 41\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	90	mJ







PowerMOS transistor  
Logic level FET

BUK555-60H



PowerMOS transistor  
Logic level FET

BUK555-60H





PowerMOS transistor  
Logic level FET

BUK555-60H




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 41$  A; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 41$  A




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$



**PowerMOS transistor**  
**Logic level FET**
**BUK555-100A/B**
**STATIC CHARACTERISTICS**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V};$ $I_D = 13\text{ A}$	-	0.075	0.085	$\Omega$
		<b>BUK555-100A</b>	-	0.09	0.11	$\Omega$
		<b>BUK555-100B</b>	-			

**DYNAMIC CHARACTERISTICS**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 13\text{ A}$	10	13.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1450	1750	$\text{pF}$
$C_{oss}$	Output capacitance		-	280	350	$\text{pF}$
$C_{riss}$	Feedback capacitance		-	100	150	$\text{pF}$
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
$t_r$	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	65	85	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	135	180	ns
$t_f$	Turn-off fall time		-	80	110	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	25	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	100	A
$V_{SD}$	Diode forward voltage	$I_F = 25\text{ A}; V_{GS} = 0\text{ V}$	-	1.3	1.7	V
$t_{rr}$	Reverse recovery time	$I_F = 25\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	90	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.8	-	$\mu\text{C}$

**AVALANCHE LIMITING VALUE**
 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 25\text{ A}; V_{DD} \leq 50\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	140	mJ







PowerMOS transistor  
Logic level FET

BUK555-100A/B



PowerMOS transistor  
Logic level FET

BUK555-100A/B



PowerMOS transistor  
Logic level FET

BUK555-100A/B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 25$  A; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 25$  A




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{S_{DS}})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

# PowerMOS transistor

## Logic level FET

### BUK555-200A/B

#### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
	<b>BUK555</b>	<b>-200A</b>	<b>-200B</b>	
$V_{DS}$	Drain-source voltage	200	200	V
$I_D$	Drain current (DC)	14	13	A
$P_{tot}$	Total power dissipation	125	125	W
$T_j$	Junction temperature	175	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.23	0.28	$\Omega$


#### PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

#### PIN CONFIGURATION



#### SYMBOL



#### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	200	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	200	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	<b>-200A</b> 14	A
$I_D$	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	13	
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	<b>-200B</b> 10 56	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature	-	-55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

#### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

# PowerMOS transistor

## Logic level FET

BUK555-200A/B

### STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 7\text{ A}$	-	0.2	0.23	$\Omega$
		<b>BUK555-200A</b>	-	0.24	0.28	$\Omega$
		<b>BUK555-200B</b>	-			

### DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 7\text{ A}$	8.0	15	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1600	2000	pF
$C_{oss}$	Output capacitance		-	180	250	pF
$C_{rss}$	Feedback capacitance		-	55	80	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	25	40	ns
$t_r$	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	75	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	140	180	ns
$t_f$	Turn-off fall time		-	40	55	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	14	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	56	A
$V_{SD}$	Diode forward voltage	$I_F = 14\text{ A}; V_{GS} = 0\text{ V}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 14\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	200	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.25	-	$\mu\text{C}$

### AVALANCHE LIMITING VALUE







 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 14\text{ A}; V_{DD} \leq 100\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$	-	-	100	mJ









PowerMOS transistor  
Logic level FET

BUK555-200A/B



PowerMOS transistor  
Logic level FET

BUK555-200A/B



PowerMOS transistor  
Logic level FET

BUK555-200A/B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 14 \text{ A}$ ; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS\%} = f(T_{mb})$ ; conditions:  $I_D = 14 \text{ A}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{S_DS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_J$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS}' (BV_{DSS}' - V_{DD})$

**PowerMOS transistor  
Logic level FET**

**BUK556-60A**

**GENERAL DESCRIPTION**

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	50	A
$P_{tot}$	Total power dissipation	150	W
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 5\text{ V}$	26	m $\Omega$


**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50\ \mu\text{s}$	-	20	V
$I_D$	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	50	A
$I_D$	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	38	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	200	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	150	W
$T_{slg}$	Storage temperature	-	-55	175	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	175	$^\circ\text{C}$

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

# PowerMOS transistor

## Logic level FET

BUK556-60A

### STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 25\text{ A}$	-	20	26	m $\Omega$

### DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 25\text{ A}$	17	30	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	2200	2800	pF
$C_{oss}$	Output capacitance		-	700	1000	pF
$C_{rss}$	Feedback capacitance		-	280	400	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	40	50	ns
$t_r$	Turn-on rise time	$V_{GS} = 5\text{ V};$	-	150	250	ns
$t_{d\ off}$	Turn-off delay time	$R_{GS} = 50\ \Omega;$	-	350	450	ns
$t_f$	Turn-off fall time	$R_{gen} = 50\ \Omega$	-	190	250	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	12.5	-	nH

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	50	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	200	A
$V_{SD}$	Diode forward voltage	$I_F = 50\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	2.0	V
$t_{rr}$	Reverse recovery time	$I_F = 50\text{ A}; -dI_F/dt = 100\text{ A}/\mu\text{s};$	-	80	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	0.4	-	$\mu\text{C}$







### AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 25\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\ \Omega$	-	-	150	mJ







PowerMOS transistor  
Logic level FET

BUK556-60A



PowerMOS transistor  
Logic level FET

BUK556-60A



PowerMOS transistor  
Logic level FET

BUK556-60A




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 50$  A; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 25$  A




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$



# PowerMOS transistor

## Logic level FET

**BUK556-60H****GENERAL DESCRIPTION**



N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in automotive and general purpose switching applications.

**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	60	A
$P_{tot}$	Total power dissipation	150	W
$T_j$	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	22	m $\Omega$

**PINNING - TO220AB**

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

**PIN CONFIGURATION****SYMBOL****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$I_D$	Drain current (DC)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	60	A
$I_D$	Drain current (DC)	$T_{mb} = 100\text{ }^\circ\text{C}$	-	44	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25\text{ }^\circ\text{C}$	-	240	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25\text{ }^\circ\text{C}$	-	150	W
$T_{stg}$	Storage temperature	-	-55	175	°C
$T_j$	Junction Temperature	-	-	175	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	From junction to mounting base		-	-	1.0	K/W
$R_{th\ j-a}$	From junction to ambient		-	60	-	K/W

# PowerMOS transistor

## Logic level FET

BUK556-60H

### STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V};$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 25\text{ A}$	-	18	22	m $\Omega$

### DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 25\text{ A}$	17	30	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	2200	2800	pF
$C_{oss}$	Output capacitance		-	700	1000	pF
$C_{rss}$	Feedback capacitance		-	280	400	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	40	50	ns
$t_r$	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	150	250	ns
$t_{doff}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	350	450	ns
$t_f$	Turn-off fall time		-	190	250	ns
$L_d$	internal drain inductance	Measured from contact screw on tab to centre of die	-	5	-	nH
$L_d$	internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	5	-	nH
$L_s$	internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	12.5	-	nH

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	60	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	240	A
$V_{SD}$	Diode forward voltage	$I_F = 50\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	2.0	V
$t_{rr}$	Reverse recovery time	$I_F = 50\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	80	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	0.4	-	$\mu\text{C}$

### AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 50\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega; T_{mb} = 25\text{ }^\circ\text{C}$	-	-	150	mJ







PowerMOS transistor  
Logic level FET

BUK556-60H



PowerMOS transistor  
Logic level FET

BUK556-60H



PowerMOS transistor  
Logic level FET

BUK556-60H




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 50$  A; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 50$  A




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

**PowerMOS transistor  
Logic level FET**

**BUK581-60A**

**GENERAL DESCRIPTION**

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.  
The device is intended for use in automotive and general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	1.5	A
$P_{tot}$	Total power dissipation	1.5	W
$T_j$	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.40	$\Omega$


**PINNING - SOT223**

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$I_D$	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.5	A
$I_D$	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	1	A
$I_{DM}$	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	6	A
$P_{tot}$	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.5	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board <sup>1</sup>	Mounted on any PCB e.g. Fig.18	-	50	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	85	K/W

<sup>1</sup> Temperature measured 1-3 mm from tab.

**PowerMOS transistor**  
**Logic level FET**
**BUK581-60A**
**STATIC CHARACTERISTICS**
 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V};$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 1.5\text{ A}$	-	0.28	0.40	$\Omega$

**DYNAMIC CHARACTERISTICS**
 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.5\text{ A}$	1.0	2.2	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	170	300	pF
$C_{oss}$	Output capacitance		-	60	100	pF
$C_{rss}$	Feedback capacitance		-	25	50	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	7	10	ns
$t_r$	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	55	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	15	25	ns
$t_f$	Turn-off fall time		-	25	35	ns

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS**
 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	1.5	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	6	A
$V_{SD}$	Diode forward voltage	$I_F = 1.5\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
$t_{rr}$	Reverse recovery time	$I_F = 1.5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	30	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	50	-	nC

**AVALANCHE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non repetitive unclamped inductive turn-off energy	$I_D = 1.5\text{ A}; V_{DD} \leq 25\text{ V}$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$ $T_{amb} = 25\text{ }^\circ\text{C}$	-	-	10	mJ

PowerMOS transistor  
Logic level FET







BUK581-60A





PowerMOS transistor  
Logic level FET

BUK581-60A



PowerMOS transistor  
Logic level FET

BUK581-60A




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 1.5$  A; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{amb})$ ; conditions:  $I_D = 1.5$  A




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_J$





Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$


PowerMOS transistor  
Logic level FET

BUK581-60A

**MOUNTING INSTRUCTIONS**



**PRINTED CIRCUIT BOARD**



# PowerMOS transistor

## Logic level FET

# BUK581-100A

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.  
The device is intended for use in automotive and general purpose switching applications.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	100	V
$I_D$	Drain current (DC)	0.9	A
$P_{tot}$	Total power dissipation	1.5	W
$T_j$	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.90	$\Omega$


### PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$I_D$	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	0.9	A
$I_D$	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	0.6	A
$I_{DM}$	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	3.6	A
$P_{tot}$	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.5	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board <sup>1</sup>	Mounted on any PCB e.g. Fig.18	-	50	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	85	K/W

<sup>1</sup> Temperature measured 1-3 mm from tab.

**PowerMOS transistor**  
**Logic level FET**

BUK581-100A

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V};$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 0.9\text{ A}$	-	0.51	0.90	$\Omega$

**DYNAMIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 0.9\text{ A}$	1	1.8	-	S
$C_{riss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	180	300	pF
$C_{oss}$	Output capacitance		-	45	60	pF
$C_{rss}$	Feedback capacitance		-	16	25	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	6	10	ns
$t_r$	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	45	55	ns
$t_{doff}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	15	25	ns
$t_f$	Turn-off fall time		-	20	30	ns

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	0.9	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	3.6	A
$V_{SD}$	Diode forward voltage	$I_F = 0.9\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
$t_{rr}$	Reverse recovery time	$I_F = 0.9\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	40	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	100	-	nC

**AVALANCHE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 0.9\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega; T_{amb} = 25\text{ }^\circ\text{C}$	-	-	10	mJ







PowerMOS transistor  
Logic level FET

BUK581-100A



PowerMOS transistor  
Logic level FET

BUK581-100A



PowerMOS transistor  
Logic level FET

BUK581-100A




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 0.9$  A; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS\%} = f(T_{amb})$ ; conditions:  $I_D = 0.9$  A




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$





Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$




PowerMOS transistor  
Logic level FET

BUK581-100A

**MOUNTING INSTRUCTIONS**



**PRINTED CIRCUIT BOARD**



**PowerMOS transistor  
Logic level FET**

**BUK582-60A**

**GENERAL DESCRIPTION**

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.  
The device is intended for use in automotive and general purpose switching applications.


**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	2.5	A
$P_{tot}$	Total power dissipation	1.7	W
$T_j$	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.15	$\Omega$


**PINNING - SOT223**

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

**PIN CONFIGURATION**



**SYMBOL**



**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$I_D$	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	2.5	A
$I_D$	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	1.5	A
$I_{DM}$	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	10	A
$P_{tot}$	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.7	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board <sup>1</sup>	Mounted on any PCB e.g. Fig.18	-	40	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	75	K/W

<sup>1</sup> Temperature measured 1-3 mm from tab.

**PowerMOS transistor**  
**Logic level FET**
**BUK582-60A**
**STATIC CHARACTERISTICS**
 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	-	-	V
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V};$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 2.5\text{ A}$	-	0.12	0.15	$\Omega$

**DYNAMIC CHARACTERISTICS**
 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 2.5\text{ A}$	2	4	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	350	600	pF
$C_{oss}$	Output capacitance		-	130	200	pF
$C_{rss}$	Feedback capacitance		-	50	100	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$	-	10	20	ns
$t_r$	Turn-on rise time	$V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	50	80	ns
$t_{d\text{ off}}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	50	70	ns
$t_f$	Turn-off fall time		-	40	70	ns

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS**
 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	2.5	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	10	A
$V_{SD}$	Diode forward voltage	$I_F = 2.5\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
$t_{rr}$	Reverse recovery time	$I_F = 2.5\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	40	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	70	-	nC

**AVALANCHE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 2.5\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega; T_{amb} = 25\text{ }^\circ\text{C}$	-	-	30	mJ







PowerMOS transistor  
Logic level FET

BUK582-60A



PowerMOS transistor  
Logic level FET

BUK582-60A



PowerMOS transistor  
Logic level FET

BUK582-60A




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 2.5 \text{ A}$ ; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{amb})$ ; conditions:  $I_D = 2.5 \text{ A}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_j$





Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$


PowerMOS transistor  
Logic level FET

BUK582-60A

**MOUNTING INSTRUCTIONS**



**PRINTED CIRCUIT BOARD**



# PowerMOS transistor Logic level FET

## BUK582-100A

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in automotive and general purpose switching applications.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	100	V
$I_D$	Drain current (DC)	1.7	A
$P_{tot}$	Total power dissipation	1.8	W
$T_j$	Junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.31	$\Omega$


### PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$I_D$	Drain current (DC)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.7	A
$I_D$	Drain current (DC)	$T_{amb} = 100\text{ }^\circ\text{C}$	-	1.1	A
$I_{DM}$	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^\circ\text{C}$	-	6.8	A
$P_{tot}$	Total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	1.8	W
$T_{stg}$	Storage temperature	-	-55	150	°C
$T_j$	Junction Temperature	-	-	150	°C

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board <sup>1</sup>	Mounted on any PCB e.g. Fig.18	-	40	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of Fig.18	-	-	70	K/W

<sup>1</sup> Temperature measured 1-3 mm from tab.



# PowerMOS transistor

## Logic level FET

BUK582-100A

### STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V};$ $V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 1.7\text{ A}$	-	0.23	0.31	$\Omega$

### DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 1.7\text{ A}$	2	3	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	400	600	pF
$C_{oss}$	Output capacitance		-	90	120	pF
$C_{rss}$	Feedback capacitance		-	35	50	pF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$ $R_{gen} = 50\text{ }\Omega$	-	12	18	ns
$t_r$	Turn-on rise time		-	45	70	ns
$t_{doff}$	Turn-off delay time		-	50	70	ns
$t_f$	Turn-off fall time		-	30	45	ns

### REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	1.7	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	6.8	A
$V_{SD}$	Diode forward voltage	$I_F = 1.7\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
$t_{rr}$	Reverse recovery time	$I_F = 1.7\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	90	-	ns
$Q_{rr}$	Reverse recovery charge		-	0.30	-	$\mu\text{C}$

### AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 1.7\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$ $T_{amb} = 25\text{ }^\circ\text{C}$	-	-	45	mJ







PowerMOS transistor  
Logic level FET

BUK582-100A



PowerMOS transistor  
Logic level FET

BUK582-100A



PowerMOS transistor  
Logic level FET

BUK582-100A




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 1.7 \text{ A}$ ; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{amb})$ ; conditions:  $I_D = 1.7 \text{ A}$




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_j$





Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot LI_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$


PowerMOS transistor  
Logic level FET

BUK582-100A

**MOUNTING INSTRUCTIONS**



**PRINTED CIRCUIT BOARD**



# PowerMOS transistor

## Logic level FET

### BUK583-60A

#### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.  
The device is intended for use in automotive and general purpose switching applications.


#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	60	V
$I_D$	Drain current (DC)	3.2	A
$P_{tot}$	Total power dissipation	1.8	W
$T_j$	Junction temperature	150	$^{\circ}\text{C}$
$R_{DS(ON)}$	Drain-source on-state resistance; $V_{GS} = 5\text{ V}$	0.10	$\Omega$


#### PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain (tab)

#### PIN CONFIGURATION



#### SYMBOL



#### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	60	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20\text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$I_D$	Drain current (DC)	$T_{amb} = 25\text{ }^{\circ}\text{C}$	-	3.2	A
$I_D$	Drain current (DC)	$T_{amb} = 100\text{ }^{\circ}\text{C}$	-	2.0	A
$I_{DM}$	Drain current (pulse peak value)	$T_{amb} = 25\text{ }^{\circ}\text{C}$	-	13	A
$P_{tot}$	Total power dissipation	$T_{amb} = 25\text{ }^{\circ}\text{C}$	-	1.8	W
$T_{stg}$	Storage temperature	-	-55	150	$^{\circ}\text{C}$
$T_j$	Junction Temperature	-	-	150	$^{\circ}\text{C}$

#### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-b}$	From junction to board <sup>1</sup>	Mounted on any PCB eg fig.18	-	40	-	K/W
$R_{th\ j-amb}$	From junction to ambient	Mounted on PCB of fig.18	-	-	70	K/W

<sup>1</sup> Temperature measured 1-3 mm from tab.

**PowerMOS transistor**  
**Logic level FET**
**BUK583-60A**
**STATIC CHARACTERISTICS**
 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	60	70	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V};$ $V_{DS} = 60\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5\text{ V}; I_D = 3.2\text{ A}$	-	0.08	0.10	$\Omega$

**DYNAMIC CHARACTERISTICS**
 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 3.2\text{ A}$	-	6.0	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	650	825	pF
$C_{oss}$	Output capacitance		-	240	350	pF
$C_{rss}$	Feedback capacitance		-	120	160	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	10	20	ns
$t_r$	Turn-on rise time	$R_{gen} = 50\text{ }\Omega$	-	35	55	ns
$t_{d\ off}$	Turn-off delay time		-	60	90	ns
$t_f$	Turn-off fall time		-	55	80	ns

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS**
 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	3.2	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	13	A
$V_{SD}$	Diode forward voltage	$I_F = 3.2\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
$t_{rr}$	Reverse recovery time	$I_F = 3.2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	70	-	ns
$Q_{rr}$	Reverse recovery charge		-	0.25	-	$\mu\text{C}$

**AVALANCHE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 3.2\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega; T_{amb} = 25\text{ }^\circ\text{C}$	-	-	45	mJ

PowerMOS transistor  
Logic level FET







BUK583-60A









PowerMOS transistor  
Logic level FET

BUK583-60A



PowerMOS transistor  
Logic level FET


BUK583-60A




PowerMOS transistor  
Logic level FET

BUK583-60A

**MOUNTING INSTRUCTIONS**



**PRINTED CIRCUIT BOARD**



# PowerMOS transistor Fast recovery diode FET

## BUK617-500AE/BE

### GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in ISOTOP envelope.  
FREDFET with fast recovery reverse diode, particularly suitable for motor control applications, eg. in full bridge configurations where faster recovery characteristics simplify design for inductive loads.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	UNIT
<b>BUK617</b>				
$V_{DS}$	Drain-source voltage	-500AE 500	-500BE 500	V
$I_D$	Drain current (DC)	29	27	A
$P_{tot}$	Total power dissipation	310	310	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.15	0.18	$\Omega$
$t_{rr}$	Diode reverse recovery time	250	250	ns


### PINNING - SOT227B

PIN	DESCRIPTION
1	source
2	gate
3	drain
4	ancillary source
base	isolated

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
				-500AE	-500BE	
$V_{DS}$	Drain-source voltage	-	-	500		V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500		V
$\pm V_{GS}$	Gate-source voltage	-	-	30		V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	29	27	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	19	17	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	116	108	A
$I_{S(A)M}$	Ancillary Source current (pulse peak value)	-	-	5.0		A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	310		W
$T_{stg}$	Storage temperature	-	- 40	150		$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150		$^\circ\text{C}$

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Thermal resistance junction to mounting base		-	-	0.4	K/W
$R_{th \text{ mb-hs}}$	Thermal resistance mounting base to heatsink	with heatsink compound	-	0.05	-	K/W

# PowerMOS transistor Fast recovery diode FET

BUK617-500AE/BE

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 1.0\text{ mA}$	500	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	20	200	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.5	5.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	200	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 16\text{ A}$	-	0.13	0.15	$\Omega$
		BUK617-500AE	-	0.15	0.18	$\Omega$
		BUK617-500BE	-	0.15	0.18	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 16\text{ A}$	15.0	30.0	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	7.5	9.0	nF
$C_{oss}$	Output capacitance		-	0.85	1.35	nF
$C_{rss}$	Feedback capacitance		-	0.35	0.60	nF
$t_{don}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.8\text{ A};$	-	80	120	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	200	250	ns
$t_{doff}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	1100	1350	ns
$t_f$	Turn-off fall time	Resistive Load	-	250	350	ns
$t_{don}$	Turn-on delay time	$V_{DD} = 250\text{ V}; I_D = 29\text{ A};$	-	40	80	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{gen} = 3.3\text{ }\Omega;$	-	70	100	ns
$t_{doff}$	Turn-off delay time	Resistive Load	-	300	350	ns
$t_f$	Turn-off fall time		-	100	150	ns
$L_d$	Internal drain inductance	Measured from contact screw on terminal 3 to centre of die	-	5	-	nH
$L_s$	Internal source inductance	Measured from contact screw on terminal 1 to source bond pad	-	5	-	nH

## ISOLATION

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	R.M.S. voltage from terminals to mounting base	Sinusoidal voltage waveform; $f = 50 - 60\text{ Hz}$	-	-	2500	V
$C_{isol}$	Capacitance from T3 to mounting base	$f = 1\text{ MHz}$	-	45	-	pF





**PowerMOS transistor  
Fast recovery diode FET**

**BUK617-500AE/BE**

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS**







$T_{mb} = 25\text{ }^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	29	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	116	A
$V_{SD}$	Diode forward voltage	$I_F = 29\text{ A}$ ; $V_{GS} = 0\text{ V}$	-	1.1	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 29\text{ A}$ ; $-di_F/dt = 200\text{ A}/\mu\text{s}$ ; $V_{GS} = 0\text{ V}$ ; $V_R = 100\text{ V}$	$T_{j} = 25\text{ }^\circ\text{C}$ $T_{j} = 125\text{ }^\circ\text{C}$	200 300	250 400	ns
$Q_{rr}$	Reverse recovery charge		$T_{j} = 25\text{ }^\circ\text{C}$ $T_{j} = 125\text{ }^\circ\text{C}$	2.0 7.0	4.0 10.0	$\mu\text{C}$
$I_{rrm}$	Reverse recovery current		$T_{j} = 125\text{ }^\circ\text{C}$	35	45	A







PowerMOS transistor  
Fast recovery diode FET

BUK617-500AE/BE



PowerMOS transistor  
Fast recovery diode FET

BUK617-500AE/BE





# PowerMOS transistor Fast recovery diode FET

BUK657-400B

## GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope. FREDFET with fast recovery reverse diode, particularly suitable for motor control applications, eg. in full bridge configurations for which faster recovery characteristics simplify design for inductive loads.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	400	V
$I_D$	Drain current (DC)	11	A
$P_{tot}$	Total power dissipation	150	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.6	$\Omega$
$t_{rr}$	Diode reverse recovery time	250	ns


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	400	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	400	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	11	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	7	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	44	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	0.83	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

# PowerMOS transistor Fast recovery diode FET

BUK657-400B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	400	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 400\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 6.5\text{ A}$	-	0.5	0.6	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 6.5\text{ A}$	5.0	8.0	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	1800	pF
$C_{oss}$	Output capacitance		-	170	270	pF
$C_{res}$	Feedback capacitance		-	70	120	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.8\text{ A};$	-	20	40	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\text{ }\Omega;$	-	60	90	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\text{ }\Omega$	-	200	250	ns
$t_f$	Turn-off fall time		-	75	90	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH







## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	13	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	52	A
$V_{SD}$	Diode forward voltage	$I_F = 13\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 13\text{ A}; T_j = 25\text{ }^{\circ}\text{C}$	-	180	250	ns
		$-di_F/dt = T_j = 125\text{ }^{\circ}\text{C}$	-	220	300	ns
$Q_{rr}$	Reverse recovery charge	$100\text{ A}/\mu\text{s}; T_j = 25\text{ }^{\circ}\text{C}$	-	0.65	1.2	$\mu\text{C}$
		$V_{GS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	2.6	5.0	$\mu\text{C}$
$I_{rrm}$	Reverse recovery current	$V_R = 100\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	15	-	A







PowerMOS transistor  
Fast recovery diode FET

BUK657-400B





PowerMOS transistor  
Fast recovery diode FET

BUK657-400B



PowerMOS transistor  
Fast recovery diode FET

BUK657-400B



# PowerMOS transistor Fast recovery diode FET

## BUK657-500B

### GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope.  
FREDFET with fast recovery reverse diode, particularly suitable for motor control applications, eg. in full bridge configurations for which faster recovery characteristics simplify design for inductive loads.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	500	V
$I_D$	Drain current (DC)	9	A
$P_{tot}$	Total power dissipation	150	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.8	$\Omega$
$t_{rr}$	Diode reverse recovery time	250	ns


### PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	500	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
$I_D$	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	9	A
$I_D$	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	5.7	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	36	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	150	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_J$	Junction Temperature	-	-	150	$^\circ\text{C}$

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	0.83	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

# PowerMOS transistor Fast recovery diode FET

BUK657-500B

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$	500	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$	2.1	3.0	4.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ °C}$	-	2	20	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 500\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.1	1.0	$\text{mA}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 30\text{ V}; V_{DS} = 0\text{ V}$	-	10	100	$\text{nA}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 6.5\text{ A}$	-	0.7	0.8	$\Omega$

## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 6.5\text{ A}$	5.0	8.0	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	1500	1800	pF
$C_{oss}$	Output capacitance		-	170	270	pF
$C_{rss}$	Feedback capacitance		-	70	120	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 2.8\text{ A};$	-	20	40	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega;$	-	60	90	ns
$t_{d\ off}$	Turn-off delay time	$R_{gen} = 50\ \Omega$	-	200	250	ns
$t_f$	Turn-off fall time		-	75	90	ns
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	10	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	40	A
$V_{SD}$	Diode forward voltage	$I_F = 10\text{ A}; V_{GS} = 0\text{ V}$	-	1.1	1.5	V
$t_{rr}$	Reverse recovery time	$I_F = 10\text{ A}; T_j = 25\text{ °C}$	-	180	250	ns
$Q_{rr}$	Reverse recovery charge	$-di_F/dt = 100\text{ A}/\mu\text{s}; T_j = 25\text{ °C}$	-	220	300	ns
$I_{rrm}$	Reverse recovery current	$V_{GS} = 0\text{ V}; T_j = 125\text{ °C}$	-	0.65	1.2	$\mu\text{C}$
		$V_R = 100\text{ V}; T_j = 125\text{ °C}$	-	2.6	5.0	$\mu\text{C}$
			-	15	-	A







## AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ °C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 10\text{ A}; V_{DD} \leq 250\text{ V}; V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega$	-	-	500	mJ

PowerMOS transistor  
Fast recovery diode FET







BUK657-500B





PowerMOS transistor  
Fast recovery diode FET

BUK657-500B



PowerMOS transistor  
Fast recovery diode FET

BUK657-500B




Fig. 13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 10$  A; parameter  $V_{DS}$




Fig. 15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{mb})$ ; conditions:  $I_D = 10$  A




Fig. 14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0$  V; parameter  $T_j$




Fig. 16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

## Insulated Gate Bipolar Transistor (IGBT)

BUK854-500IS

## GENERAL DESCRIPTION

N-channel insulated gate bipolar power transistor in a plastic envelope.  
The device is intended for use in automotive ignition applications, and other general purpose switching applications requiring low on-state voltage.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{CE}$	Collector-emitter voltage	500	V
$V_{EC}$	Reverse Collector-Emitter Voltage	25	V
$I_C$	Collector current (DC)	15	A
$P_{tot}$	Total power dissipation	85	W
$V_{CEsat}$	Collector-emitter on-state voltage	2	V


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	collector
3	emitter
tab	collector

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{CE}$	Collector-emitter voltage	-	-25	500	V
$V_{CGR}$	Collector-gate voltage	$R_{GE} = 20 \text{ k}\Omega$	-	500	V
$\pm V_{GE}$	Gate-emitter voltage	-	-	30	V
$I_C$	Collector current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	15	A
$I_C$	Collector current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	8.5	A
$I_{CM}$	Collector current (pulsed peak value, on-state)	-	-	25	A
$I_{CLM}$	Collector current (clamped inductive load)	$V_{CL} = 350 \text{ V}$ $R_G \geq 1 \text{ k}\Omega$	-	25	A
$E_{ECR}$	Reverse Avalanche Energy (repetitive)	$I_E = 2 \text{ A}$	-	5	mJ
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	85	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_J$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Junction to mounting base	-	-	1.47	K/W
$R_{th \text{ j-a}}$	Junction to ambient	In free air	60	-	K/W

Insulated Gate Bipolar Transistor (IGBT)

BUK854-500IS

**STATIC CHARACTERISTICS**



$T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)CES}$	Collector-emitter breakdown voltage	$V_{GE} = 0\text{ V}; I_C = 0.25\text{ mA}$	500	-	-	V
$V_{(BR)EC}$	Reverse Collector-Emitter breakdown voltage	$I_E = 10\text{ mA}$	25	30	-	V
$V_{GE(TO)}$	Gate threshold voltage	$V_{CE} = V_{GE}; I_C = 1\text{ mA}$	2.5	4	5.5	V
$I_{CES}$	Zero gate voltage collector current	$V_{CE} = 500\text{ V}; V_{GE} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	1	20	$\mu\text{A}$
$I_{CES}$	Zero gate voltage collector current	$V_{CE} = 500\text{ V}; V_{GE} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1	mA
$I_{EC}$	Reverse collector current	$V_{CE} = -25\text{ V}$	-	0.5	10	mA
$I_{EC}$	Reverse collector current	$V_{CE} = -25\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	5	-	mA
$I_{GES}$	Gate emitter leakage current	$V_{GE} = \pm 30\text{ V}; V_{CE} = 0\text{ V}$	-	10	100	nA
$V_{CESat}$	Collector-emitter saturation voltage	$V_{GE} = 15\text{ V}; I_C = 8.5\text{ A}$	-	1.4	2	V
		$V_{GE} = 15\text{ V}; I_C = 15\text{ A}$	-	1.7	-	V
		$V_{GE} = 15\text{ V}; I_C = 8.5\text{ A}; T_j = 100\text{ }^{\circ}\text{C}$	-	1.5	2	V
		$V_{GE} = 15\text{ V}; I_C = 8.5\text{ A}; T_j = -40\text{ }^{\circ}\text{C}$	-	1.4	1.9	V

**DYNAMIC CHARACTERISTICS**







$T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_o$	Forward transconductance	$V_{CE} = 15\text{ V}; I_C = 3\text{ A}$	1.5	4.5	-	S
$C_{ies}$	Input capacitance	$V_{GE} = 0\text{ V}; V_{CE} = 25\text{ V}; f = 1\text{ MHz}$	-	400	750	pF
$C_{oes}$	Output capacitance		-	40	80	pF
$C_{res}$	Feedback capacitance		-	15	40	pF
$t_{doff}$	Turn-off delay time	$I_C = 8.5\text{ A}; V_{CL} = 350\text{ V}; R_G = 1\text{ k}\Omega;$	-	3.5	4.5	$\mu\text{s}$
$t_f$	Fall time	$V_{GE} = 15\text{ V}; T_j = 100\text{ }^{\circ}\text{C};$ Inductive Load	-	4	6	$\mu\text{s}$
$t_c$	Crossover Time		-	5.5	7.5	$\mu\text{s}$
$E_{off}$	Turn-off Energy loss		-	6.5	9	mJ









Insulated Gate Bipolar Transistor (IGBT)

BUK854-500IS







Insulated Gate Bipolar Transistor (IGBT)

BUK854-500IS



Insulated Gate Bipolar Transistor (IGBT)

BUK854-500IS



# Insulated Gate Bipolar Transistor (IGBT)

**BUK854-800A**

## GENERAL DESCRIPTION

Fast-switching N-channel insulated gate bipolar power transistor in a plastic envelope.

The device is intended for use in motor control, DC/DC and AC/DC converters, and in general purpose high frequency switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{CE}$	Collector-emitter voltage	800	V
$I_C$	Collector current (DC)	12	A
$P_{tot}$	Total power dissipation	85	W
$V_{CEsat}$	Collector-emitter on-state voltage	3.5	V
$E_{off}$	Turn-off Energy Loss	0.5	mJ


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	collector
3	emitter
tab	collector

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{CE}$	Collector-emitter voltage	-	-5	800	V
$V_{CGR}$	Collector-gate voltage	$R_{GE} = 20 \text{ k}\Omega$	-	800	V
$\pm V_{GE}$	Gate-emitter voltage	-	-	30	V
$I_C$	Collector current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	12	A
$I_C$	Collector current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	6	A
$I_{CLM}$	Collector Current (Clamped Inductive Load)	$T_j \leq T_{jmax.}$ $V_{CL} \leq 500 \text{ V}$	-	20	A
$I_{CM}$	Collector current (pulsed peak value, on-state)	$T_j \leq T_{jmax.}$	-	30	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	85	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th \text{ j-mb}}$	Junction to mounting base	-	-	1.47	K/W
$R_{th \text{ j-a}}$	Junction to ambient	In free air	60	-	K/W



## Insulated Gate Bipolar Transistor (IGBT)

BUK854-800A

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)CES}$	Collector-emitter breakdown voltage	$V_{GE} = 0\text{ V}; I_C = 0.25\text{ mA}$	800	-	-	V
$V_{GE(TO)}$	Gate threshold voltage	$V_{CE} = V_{GE}; I_C = 1\text{ mA}$	3	4	5.5	V
$I_{CES}$	Zero gate voltage collector current	$V_{CE} = 800\text{ V}; V_{GE} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	10	100	$\mu\text{A}$
$I_{CES}$	Zero gate voltage collector current	$V_{CE} = 800\text{ V}; V_{GE} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.1	1	mA
$I_{ECS}$	Reverse collector current	$V_{CE} = -5\text{ V}; V_{GE} = 0\text{ V}$	-	0.1	5	mA
$I_{GES}$	Gate emitter leakage current	$V_{GE} = \pm 30\text{ V}; V_{CE} = 0\text{ V}$	-	10	100	nA
$V_{CESat}$	Collector-emitter saturation voltage	$V_{GE} = 15\text{ V}; I_C = 6\text{ A}$	-	2.4	3.5	V
		$V_{GE} = 15\text{ V}; I_C = 12\text{ A}$	-	3.1	-	V







## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fe}$	Forward transconductance	$V_{CE} = 15\text{ V}; I_C = 3\text{ A}$	1.5	4	-	S
$C_{ies}$	Input capacitance	$V_{GE} = 0\text{ V}; V_{CE} = 25\text{ V}; f = 1\text{ MHz}$	-	400	750	pF
$C_{oes}$	Output capacitance		-	45	80	pF
$C_{res}$	Feedback capacitance		-	15	40	pF
$t_{don}$	Turn-on delay time	$I_C = 6\text{ A}; V_{CC} = 500\text{ V};$	-	20	-	ns
$t_r$	Turn-on rise time	$V_{GE} = 15\text{ V}; R_G = 25\Omega;$	-	30	-	ns
$E_{on}$	Turn-on Energy Loss	$T_j = 25\text{ }^{\circ}\text{C};$	-	0.25	-	mJ
$t_{doff}$	Turn-off delay time	Inductive Load	-	170	270	ns
$t_f$	Turn-off fall time	Energy Losses include all 'tail'	-	200	400	ns
$E_{off}$	Turn-off Energy Loss	losses	-	0.25	0.5	mJ
$t_{don}$	Turn-on delay time	$I_C = 6\text{ A}; V_{CC} = 500\text{ V};$	-	20	-	ns
$t_r$	Turn-on rise time	$V_{GE} = 15\text{ V}; R_G = 25\Omega;$	-	30	-	ns
$E_{on}$	Turn-on Energy Loss	$T_j = 125\text{ }^{\circ}\text{C};$	-	0.25	-	mJ
$t_{doff}$	Turn-off delay time	Inductive Load	-	200	350	ns
$t_f$	Turn-off fall time	Energy Losses include all 'tail'	-	400	800	ns
$E_{off}$	Turn-off Energy Loss	losses	-	0.5	1	mJ







Insulated Gate Bipolar Transistor (IGBT)

BUK854-800A









Insulated Gate Bipolar Transistor (IGBT)

BUK854-800A



# Insulated Gate Bipolar Transistor (IGBT)

## BUK854-800A



# Insulated Gate Bipolar Transistor Protected Logic-Level IGBT

## BUK856-400 IZ

### GENERAL DESCRIPTION

Protected N-channel logic-level insulated gate bipolar power transistor in a plastic envelope, intended for automotive ignition applications. The device has built-in zener diodes providing active collector voltage clamping and ESD protection up to 2 kV.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{(CL)CER}$	Collector-emitter clamp voltage	350	400	500	V
$V_{CEsat}$	Collector-emitter on-state voltage			2.2	V
$I_C$	Collector current (DC)			20	A
$P_{tot}$	Total power dissipation			100	W
$E_{CERS}$	Clamped energy dissipation			300	mJ


### PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	collector
3	emitter
tab	collector

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{CE}$	Collector-emitter voltage	$t_p \leq 500 \mu s$	-	500	V
$V_{CE}$	Collector-emitter voltage	Continuous	-20	50	V
$\pm V_{GE}$	Gate-emitter voltage		-	12	V
$I_C$	Collector current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	10	A
$I_C$	Collector current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	20	A
$I_{CM}$	Collector current (pulsed peak value, on-state)	$T_{mb} = 25 \text{ }^\circ\text{C}$ ; $t_p \leq 10 \text{ ms}$ ; $V_{CE} \leq 15 \text{ V}$	-	25	A
$I_{CLM}$	Collector current (clamped inductive load)	$1 \text{ k}\Omega \leq R_G \leq 10 \text{ k}\Omega$	-	10	A
$E_{CERS}$	Clamped turn-off energy (non-repetitive)	$T_{mb} = 25 \text{ }^\circ\text{C}$ ; $I_C = 10 \text{ A}$ ; $R_G = 1 \text{ k}\Omega$ ; see Figs. 23,24	-	300	mJ
$E_{CERR}^1$	Clamped turn-off energy (repetitive)	$T_{mb} = 100 \text{ }^\circ\text{C}$ ; $I_C = 8 \text{ A}$ ; $R_G = 1 \text{ k}\Omega$ ; $f = 50 \text{ Hz}$	-	125	mJ
$E_{ECR}^1$	Reverse avalanche energy (repetitive)	$I_E = 1 \text{ A}$ ; $f = 50 \text{ Hz}$	-	5	mJ
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature		-55	150	$^\circ\text{C}$
$T_j$	Operating Junction Temperature		-40	150	$^\circ\text{C}$

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model (100 pF, 1.5 k $\Omega$ )	-	2	kV

<sup>1</sup> This applies to short-term operation in ignition circuits with open-secondary ignition coil.

# Insulated Gate Bipolar Transistor Protected Logic-Level IGBT

BUK856-400 IZ

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Junction to mounting base		-	1.0	K/W
$R_{th\ j-a}$	Junction to ambient	In free air	60	-	K/W

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)CG}$	Collector-gate zener breakdown voltage	$5\text{ mA} \leq -I_G \leq 2\text{ mA}$ ; $-40 \leq T_j \leq 150^{\circ}\text{C}$	350	400	500	V
$V_{(BR)EC}$	Reverse collector-emitter breakdown voltage	$I_E = 10\text{ mA}$	20	30	50	V
$\pm V_{(BR)GES}$	Gate-emitter breakdown voltage	$I_G = \pm 1\text{ mA}$	12	16	20	V
$V_{GE(TO)}$	Gate threshold voltage	$V_{CE} = V_{GE}$ ; $I_C = 1\text{ mA}$	1	1.5	2	V
$V_{GE(TO)}$	Gate threshold voltage	$V_{CE} = V_{GE}$ ; $I_C = 1\text{ mA}$ ; $-40 \leq T_j \leq 150^{\circ}\text{C}$	0.6	-	2.4	V
$I_{CES}$	Zero gate voltage collector current	$V_{CE} = 50\text{ V}$ ; $V_{GE} = 0\text{ V}$ ; $T_j = 25\text{ }^{\circ}\text{C}$	-	0.01	10	$\mu\text{A}$
$I_{CES}$	Zero gate voltage collector current	$T_j = 125\text{ }^{\circ}\text{C}$	-	0.01	1	mA
$I_{EC}$	Reverse collector current	$V_{CE} = -20\text{ V}$	-	0.2	5	mA
$I_{EC}$	Reverse collector current	$V_{CE} = -20\text{ V}$ ; $T_j = 125^{\circ}\text{C}$	-	2	20	mA
$I_{GES}$	Gate emitter leakage current	$V_{GE} = \pm 6\text{ V}$ $T_j = 150^{\circ}\text{C}$	-	0.1	1	$\mu\text{A}$
$V_{CEsat}$	Collector-emitter on-state voltage	$V_{GE} = 4.5\text{ V}$ ; $I_C = 8\text{ A}$ $V_{GE} = 3.5\text{ V}$ ; $I_C = 6\text{ A}$ ; $-40 \leq T_j \leq 150^{\circ}\text{C}$	-	1.2	2.2	V
			-	1.2	2.2	V







## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)CER}$	Collector-emitter clamp voltage (peak value)	$R_G = 1\text{ k}\Omega$ ; $I_C = 10\text{ A}$ ; $-40 \leq T_j \leq 150^{\circ}\text{C}$ ; Inductive load; see Figs. 23,24	350	400	500	V
$g_{fe}$	Forward transconductance	$V_{CE} = 15\text{ V}$ ; $I_C = 4\text{ A}$	5.5	15	20	S
$C_{ies}$	Input capacitance	$V_{GE} = 0\text{ V}$ ; $V_{CE} = 25\text{ V}$ ; $f = 1\text{ MHz}$	-	940	1200	pF
$C_{oes}$	Output capacitance		-	95	130	pF
$C_{res}$	Feedback capacitance		-	30	50	pF
$t_{doff}$	Turn-off delay time	$I_C = 8\text{ A}$ ; $V_{CL} = 300\text{ V}$ ; $R_G = 1\text{ k}\Omega$ ;	-	13	18	$\mu\text{s}$
$t_f$	Fall time	$V_{GE} = 5\text{ V}$ ; $T_j = 125^{\circ}\text{C}$ ;	-	6	10	$\mu\text{s}$
$t_c$	Crossover Time	Inductive load; see Figs. 20,21	-	12	-	$\mu\text{s}$
$E_{off}$	Turn-off Energy loss		-	13	-	mJ







Insulated Gate Bipolar Transistor  
Protected Logic-Level IGBT

BUK856-400 IZ



# Insulated Gate Bipolar Transistor Protected Logic-Level IGBT







BUK856-400 IZ











Insulated Gate Bipolar Transistor  
Protected Logic-Level IGBT

BUK856-400 IZ



# Insulated Gate Bipolar Transistor Protected Logic-Level IGBT

BUK856-400 IZ



# Insulated Gate Bipolar Transistor Protected IGBT

## BUK856-450IX

### GENERAL DESCRIPTION

Protected N-channel insulated gate bipolar power transistor in a plastic envelope, intended for automotive ignition applications. The device has built-in zener diodes providing active collector voltage clamping and ESD protection up to 2 kV.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{(CL)CER}$	Collector-emitter clamp voltage	400	450	500	V
$V_{CEsat}$	Collector-emitter on-state voltage			1.8	V
$I_C$	Collector current (DC)			15	A
$P_{tot}$	Total power dissipation			125	W
$E_{CERS}$	Clamped energy dissipation			300	mJ


### PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	collector
3	emitter
tab	collector

### PIN CONFIGURATION



### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{CE}$	Collector-emitter voltage	$t_p \leq 500 \mu s$	-	500	V
$V_{CE}$	Collector-emitter voltage	Continuous	-20	50	V
$\pm V_{GE}$	Gate-emitter voltage	-	-	12	V
$I_C$	Collector current (DC)	$T_{mb} = 100^\circ C$	-	8	A
$I_C$	Collector current (DC)	$T_{mb} = 25^\circ C$	-	15	A
$I_{CM}$	Collector current (pulsed peak value, on-state)	-	-	25	A
$I_{CLM}$	Collector current (clamped inductive load)	$1 k\Omega \leq R_G \leq 10 k\Omega$ ; see Figs. 20,21 $T_j \leq 150^\circ C$ $T_j \leq 175^\circ C$	-	15	A
$E_{CERS}$	Clamped turn-off energy (non-repetitive)	$T_{mb} = 25^\circ C$ ; $I_C = 10 A$ ; see Figs.23,24	-	300	mJ
$E_{ECR}$	Reverse avalanche energy (repetitive)	$I_E = 1 A$	-	5	mJ
$P_{tot}$	Total power dissipation	$T_{mb} = 25^\circ C$	-	125	W
$T_{stg}$	Storage temperature	-	-55	175	$^\circ C$
$T_j$	Operating Junction Temperature	-	-40	175	$^\circ C$

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model (100 pF, 1.5 k $\Omega$ )	-	-	2	kV

# Insulated Gate Bipolar Transistor Protected IGBT

BUK856-450IX

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Junction to mounting base	-	-	1.2	K/W
$R_{th\ j-a}$	Junction to ambient	In free air	60	-	K/W

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)CG}$	Collector-gate zener breakdown voltage	$2\text{ mA} \leq -I_G \leq 5\text{ mA}$ ; $-40 \leq T_j \leq 175^{\circ}\text{C}$	400	450	500	V
$V_{(BR)EC}$	Reverse collector-emitter breakdown voltage	$I_E = 50\text{ mA}$ $-40 \leq T_j \leq 175^{\circ}\text{C}$	20	30	50	V
$\pm V_{(BR)GES}$	Gate-emitter breakdown voltage	$I_G = \pm 1\text{ mA}$	12	15	20	V
$V_{GE(TO)}$	Gate threshold voltage	$V_{CE} = V_{GE}$ ; $I_C = 1\text{ mA}$ ; $T_j = 175^{\circ}\text{C}$	2.0 1.1	3.5 -	4.5 -	V
$I_{CER}$	Collector current	$V_{CE} = 50\text{ V}$ ; $R_{GE} = 1\text{ k}\Omega$ $T_j = 125^{\circ}\text{C}$	-	0.2	10	$\mu\text{A}$
$I_{EC}$	Reverse collector current	$V_{CE} = -20\text{ V}$ $T_j = 125^{\circ}\text{C}$	-	0.05	1	mA
$I_{EC}$	Reverse collector current	$V_{CE} = -20\text{ V}$ $T_j = 125^{\circ}\text{C}$	-	0.2	5	mA
$I_{EC}$	Reverse collector current	$V_{CE} = -20\text{ V}$ $T_j = 125^{\circ}\text{C}$	-	2	10	mA
$I_{GES}$	Gate emitter leakage current	$V_{GE} = 8.5\text{ V}$ $T_j = 175^{\circ}\text{C}$	-	-	1	$\mu\text{A}$
$I_{GES}$	Gate emitter leakage current	$V_{GE} = 8.5\text{ V}$ $T_j = 175^{\circ}\text{C}$	-	-	15	$\mu\text{A}$
$V_{CEsat}$	Collector-emitter on-state voltage	$V_{GE} = 8.5\text{ V}$ ; $I_C = 8\text{ A}$ $-40 \leq T_j \leq 175^{\circ}\text{C}$	-	1.3	1.8	V
$V_{CEsat}$	Collector-emitter on-state voltage	$V_{GE} = 8.5\text{ V}$ ; $I_C = 2\text{ A}$ ; $T_j = 175^{\circ}\text{C}$	-	0.8	1.2	V
$V_{CEsat}$	Collector-emitter on-state voltage	$V_{GE} = 8.5\text{ V}$ ; $I_C = 2\text{ A}$ ; $T_j = -40^{\circ}\text{C}$	-	1.0	1.4	V







## DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)CER}$	Collector-emitter clamp voltage	$4\text{ A} \leq I_C \leq 8\text{ A}$ ; $R_G = 1\text{ k}\Omega$ ; $-40 \leq T_j \leq 175^{\circ}\text{C}$ ; Inductive load; see figs. 23,24	400	450	500	V
$g_{fe}$	Forward transconductance	$V_{CE} = 15\text{ V}$ ; $I_C = 4\text{ A}$	-	6.5	-	S
$C_{ies}$	Input capacitance	$V_{GE} = 0\text{ V}$ ; $V_{CE} = 25\text{ V}$ ; $f = 1\text{ MHz}$	-	720	900	pF
$C_{oes}$	Output capacitance	$V_{GE} = 0\text{ V}$ ; $V_{CE} = 25\text{ V}$ ; $f = 1\text{ MHz}$	-	90	110	pF
$C_{res}$	Feedback capacitance	$V_{GE} = 0\text{ V}$ ; $V_{CE} = 25\text{ V}$ ; $f = 1\text{ MHz}$	-	22	35	pF
$t_{d\ off}$	Turn-off delay time	$I_C = 8\text{ A}$ ; $V_{CL} = 300\text{ V}$ ; $R_G = 1\text{ k}\Omega$ ; $V_{GE} = 10\text{ V}$ ; $T_j = 125^{\circ}\text{C}$ ;	-	5.5	8	$\mu\text{s}$
$t_f$	Fall time	$V_{GE} = 10\text{ V}$ ; $T_j = 125^{\circ}\text{C}$ ;	-	5	8	$\mu\text{s}$
$t_c$	Crossover Time	Inductive load (externally clamped)	-	6	-	$\mu\text{s}$
$E_{off}$	Turn-off Energy loss	See Figs. 20,21.	-	7	-	mJ







Insulated Gate Bipolar Transistor  
Protected IGBT

BUK856-450IX









Insulated Gate Bipolar Transistor  
Protected IGBT

BUK856-450IX









Insulated Gate Bipolar Transistor  
Protected IGBT

BUK856-450IX



Insulated Gate Bipolar Transistor  
Protected IGBT

BUK856-450IX





## Insulated Gate Bipolar Transistor (IGBT)

BUK856-800A

## GENERAL DESCRIPTION

Fast-switching N-channel insulated gate bipolar power transistor in a plastic envelope.

The device is intended for use in motor control, DC/DC and AC/DC converters, and in general purpose high frequency switching applications.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{CE}$	Collector-emitter voltage	800	V
$I_C$	Collector current (DC)	24	A
$P_{tot}$	Total power dissipation	125	W
$V_{CEsat}$	Collector-emitter on-state voltage	3.5	V
$E_{off}$	Turn-off energy Loss	1.0	mJ


## PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	collector
3	emitter
tab	collector

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{CE}$	Collector-emitter voltage	-	-5	800	V
$V_{CGR}$	Collector-gate voltage	$R_{GE} = 20 \text{ k}\Omega$	-	800	V
$\pm V_{GE}$	Gate-emitter voltage	-	-	30	V
$I_C$	Collector current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	24	A
$I_C$	Collector current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	12	A
$I_{CLM}$	Collector Current (Clamped Inductive Load)	$T_j \leq T_{jmax.}$ $V_{CL} \leq 500 \text{ V}$	-	40	A
$I_{CM}$	Collector current (pulsed peak value, on-state)	$T_j \leq T_{jmax.}$	-	50	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Junction Temperature	-	-	150	$^\circ\text{C}$

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{thj-mb}$	Junction to mounting base	-	-	1.0	K/W
$R_{thj-a}$	Junction to ambient	In free air	60	-	K/W

## Insulated Gate Bipolar Transistor (IGBT)

BUK856-800A

**STATIC CHARACTERISTICS** $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)CES}$	Collector-emitter breakdown voltage	$V_{GE} = 0\text{ V}; I_C = 0.25\text{ mA}$	800	-	-	V
$V_{GE(TO)}$	Gate threshold voltage	$V_{CE} = V_{GE}; I_C = 1\text{ mA}$	3	4	5.5	V
$I_{CES}$	Zero gate voltage collector current	$V_{CE} = 800\text{ V}; V_{GE} = 0\text{ V}; T_j = 25\text{ }^{\circ}\text{C}$	-	10	200	$\mu\text{A}$
$I_{CES}$	Zero gate voltage collector current	$V_{CE} = 800\text{ V}; V_{GE} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	0.2	1	mA
$I_{ECS}$	Reverse collector current	$V_{CE} = -5\text{ V}; V_{GE} = 0\text{ V}$	-	0.1	5	mA
$I_{GES}$	Gate emitter leakage current	$V_{GE} = \pm 30\text{ V}; V_{CE} = 0\text{ V}$	-	10	100	nA
$V_{CESat}$	Collector-emitter saturation voltage	$V_{GE} = 15\text{ V}; I_C = 12\text{ A}$	-	2.4	3.5	V
		$V_{GE} = 15\text{ V}; I_C = 24\text{ A}$	-	3.1	-	V

**DYNAMIC CHARACTERISTICS** $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fe}$	Forward transconductance	$V_{CE} = 15\text{ V}; I_C = 6\text{ A}$	3	7	-	S
$C_{ies}$	Input capacitance	$V_{GE} = 0\text{ V}; V_{CE} = 25\text{ V}; f = 1\text{ MHz}$	-	900	1250	pF
$C_{oes}$	Output capacitance		-	85	120	pF
$C_{res}$	Feedback capacitance		-	30	50	pF
$t_{don}$	Turn-on delay time	$I_C = 12\text{ A}; V_{CC} = 500\text{ V};$	-	25	-	ns
$t_r$	Turn-on rise time	$V_{GE} = 15\text{ V}; R_G = 25\Omega;$	-	45	-	ns
$E_{on}$	Turn-on Energy Loss	$T_j = 25\text{ }^{\circ}\text{C};$	-	0.6	-	mJ
$t_{doff}$	Turn-off delay time	Inductive Load	-	230	350	ns
$t_f$	Turn-off fall time	Energy Losses include all 'tail' losses	-	200	400	ns
$E_{off}$	Turn-off Energy Loss		-	0.5	1	mJ
$t_{don}$	Turn-on delay time	$I_C = 12\text{ A}; V_{CC} = 500\text{ V};$	-	25	-	ns
$t_r$	Turn-on rise time	$V_{GE} = 15\text{ V}; R_G = 25\Omega;$	-	45	-	ns
$E_{on}$	Turn-on Energy Loss	$T_j = 125\text{ }^{\circ}\text{C};$	-	0.6	-	mJ
$t_{doff}$	Turn-off delay time	Inductive Load	-	300	450	ns
$t_f$	Turn-off fall time	Energy Losses include all 'tail' losses	-	400	800	ns
$E_{off}$	Turn-off Energy Loss		-	1	2	mJ







Insulated Gate Bipolar Transistor (IGBT)

BUK856-800A









Insulated Gate Bipolar Transistor (IGBT)

BUK856-800A



Insulated Gate Bipolar Transistor (IGBT)

BUK856-800A






## **MECHANICAL DATA**

	Page
SOT223	608
SOT186	609
SOT263	610
SOT263 leadform 263-01	611
TO220AB	612

**MECHANICAL DATA**



**Notes**

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Accessories supplied on request: refer to mounting instructions for F-pack envelopes.
3. Epoxy meets UL94 V0 at 1/8".



**MECHANICAL DATA**

Dimensions in mm

Net Mass: 0.11 g





Fig.1. SOT223 surface mounting package.

**Notes**

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Refer to surface mounting instructions for SOT223 envelope.
3. Epoxy meets UL94 V0 at 1/8".

**MECHANICAL DATA**



**Notes**

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Accessories supplied on request: refer to mounting instructions for TO220 envelopes.
3. Epoxy meets UL94 V0 at 1/8".

**MECHANICAL DATA**

Dimensions in mm

Net Mass: 2 g





Fig.1. SOT263 leadform 263-01;

pin 3 connected to mounting base.

**Notes**

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Accessories supplied on request: refer to mounting instructions for TO220 envelopes.
3. Epoxy meets UL94 V0 at 1/8".

**MECHANICAL DATA**



**Notes**

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Accessories supplied on request: refer to mounting instructions for TO220 envelopes.
3. Epoxy meets UL94 V0 at 1/8".

## **MOUNTING INSTRUCTIONS**

	Page
SOT223	614
SOT186; SOT263; TO220AB	625


# Mounting Instructions

# SOT223

## TAPE and REEL PACKING (SOT223)

Tape and reel packing meets the feed requirements of automatic pick and place equipment (packing conforms to IEC publication 286). The tape is an ideal shipping container, making handling easy and providing secure blister cavities in which the transistors are sealed with peel-off cover tape.


Packing quantities for SOT223 are 1000 pieces per 7-inch (180 mm) reel.



Dimensions in mm.

Tolerance over any 10 pitches:  $\pm 0.2$  mm.

Fig.1 Specification for 12 mm tape, 7-inch reel (SOT223).



## MOUNTING AND SOLDERING (SOT223)

### Mounting methods

There are two basic forms of electronic component construction, those with leads for through-hole mounting and microminiature types for surface mounting (SMD). Through-hole mounting gives a very rugged construction and uses well established soldering methods. Surface mounting has the advantages of high packing density plus high-speed automated assembly. Surface mounting techniques are complex and this chapter gives only a simplified overview of the subject.

Not all electronic components are available as surface mounting types and this often leads to the mixing of through-hole with surface mounting components on one substrate (a mixed print). The mix of components affects the soldering methods that can be applied. A substrate having SMDs mounted on one or both sides but no through-hole components is likely to be suitable for reflow or wave soldering. A double-sided mixed print that has through-hole components and some SMDs on one

side and densely packed SMDs on the other normally undergoes a sequential combination of reflow and wave soldering. When the mixed print has only through-hole components on one side and all SMDs on the other, wave soldering is usually applied.

### Reflow soldering

This is the preferred soldering technique for SOT223 components.

#### SOLDER PASTE

Most reflow soldering techniques utilize a paste that is a mixture of flux and solder. The solder paste is applied to the substrate before the components are placed. It is of sufficient viscosity to hold the components in place and, therefore, an application of adhesive is not required. Drying of the solder paste by preheating increases the viscosity and prevents any tendency for the components to become displaced during the soldering process. Preheating also minimizes thermal shock and drives off flux solvents.

### Screen printing

This is the best high-volume production method of solder paste application. An emulsion-coated, fine mesh screen with apertures etched in the emulsion to coincide with the surfaces to be soldered is placed over the substrate. A squeegee is passed across the screen to force solder paste through the apertures and on to the substrate. The layer thickness of screened solder paste is usually between 150 and 200  $\mu\text{m}$ .

### Stencilling

In this method a stencil with etched holes to pass the paste is used. The thickness of the stencil determines the amount of amount of solder paste that is deposited on the substrate. This method is also suited to high-volume work.

### Dispensing

A computer-controlled pressure syringe dispenses small doses of paste to where it is required. This method is mainly suitable for small production runs and laboratory use.

### Pin transfer

A pin picks up a droplet of solder paste from a reservoir and transfers it to the surface of the substrate or component. A multi-pin arrangement with pins positioned to match the substrate is possible and this speeds up the process time.

## REFLOW TECHNIQUES

### Thermal conduction

The prepared substrates are carried on a conveyor belt, first through a preheating stage and then through a soldering stage. Heat is transferred to the substrate by conduction through the belt. Figure 3 shows a theoretical time/temperature relationship for thermal conduction reflow soldering. This method is particularly suited to thick film substrates and is often combined with infrared heating.

### Infrared

An infrared oven has several heating elements giving a broad spectrum of infrared radiation, normally above and below a closed loop belt system. There are separate zones for preheating, soldering and cooling. Dwell time in the soldering zone is kept as short as possible to prevent damage to components and substrate. A typical

heating profile is shown in Fig.4. This reflow method is often applied in double-sided prints.

### Vapour phase

A substrate is immersed in the vapours of a suitable boiling liquid. The vapours transfer latent heat of condensation to the substrate and solder reflow takes place. Temperature is controlled precisely by the boiling point of the liquid at a given pressure. Some systems employ two vapour zones, one above the other. An elevator tray, suspended from a hoist mechanism passes the substrate vertically through the first vapour zone into the secondary soldering zone and then hoists it out of the vapour to be cooled. A theoretical time/temperature relationship for this method is shown in Fig.5.






Fig.3 Theoretical time/temperature curve for a typical thermal conduction reflow cycle.





### Wave soldering

This soldering technique can be applied to SOT223 components.

#### ADHESIVE APPLICATION

Since there are no connecting wires to retain them, leadless and short-leaded components are held in place with adhesive for wave soldering. A spot of adhesive is carefully placed between each SMD and the substrate. The adhesive is then heat-cured to withstand the forces of the soldering process, during which the components are fully immersed in solder. There are several methods of adhesive application.

#### Pin transfer method

A pin is used to transfer a droplet of adhesive from a reservoir to a precise position on the surface where it is required. The size of the droplet depends on pin diameter, depth to which the pin is dipped in the reservoir, rheology of the adhesive, and the temperature of adhesive and surrounds. The pin can be part of a pin array (bed of nails) that corresponds exactly with the required adhesive positions on the substrate. With this method, adhesive can be applied to the whole of one side of a substrate in one operation and is therefore suitable for high-volume production and can be used with pre-loaded mixed prints.

Alternatively, pins can be used to transfer adhesive to the components before they are placed on the substrate. This adds flexibility to production runs where variations in layout must be accommodated.

#### Screen printing method

A fine mesh screen is coated with emulsion except in the positions where the adhesive is required to pass. The screen is placed on the substrate and a squeegee passing across it forces adhesive through the uncoated parts of the screen. The amount of adhesive printed-through depends on the size of the uncoated screen areas, the thickness of the screen coating, the rheology of the adhesive and various machine parameters. With this method, the substrate must be flat and pre-loaded mixed prints cannot be accommodated.

#### Pressure syringe method

A computer-controlled syringe dispenses adhesive from an enclosed reservoir by means of pulses of compressed air. The adhesive dot size depends on the size of the syringe nozzle, the duration and pressure of the pulsed

air and the viscosity of the adhesive. This method is most suited to low volume production. An advantage is the flexibility provided by computer programmability.

#### FLUXING

The quality of the soldered connections between components and substrate is critical for circuit performance and reliability. Flux promotes solderability of the connecting surfaces and is chosen for the following attributes:

- Removal of surface oxides
- Prevention of reoxidation
- Transference of heat from source to joint area
- Residue that is non-corrosive or, if residue is corrosive, should be easy to clean away after soldering
- Ability to improve wettability (readiness of a metal surface to form an alloy at its interface with the solder) to ensure strong joints with low electrical resistance
- Suitability for the desired method of flux application.

In wave soldering, liquified flux is usually applied as a foam, a spray or in a wave.

#### *Foam*

Flux foam is made by forcing low-pressure, water-free clean air through an aerator immersed in liquid flux. Fine bubbles of flux are directed onto the substrate/component surfaces where they burst and form a thin, even layer. The flux also penetrates any plated-through holes. The flux has to be chosen for its foaming capabilities.

#### *Spray*

Several methods of spray fluxing exist, the most common involves a mesh drum rotating in liquid flux. Air is blown into the drum which, when passing through the fine mesh, directs a spray of flux onto the underside of the substrate. The amount of flux deposited is controllable by the speed of the substrate passing through the spray, the speed of rotation of the drum and the density of the flux.

#### *Wave*

A wave fluxer creates a double flowing wave of liquid flux which adheres to the surface as the substrate passes through. Wave height control is essential and a soft

wipe-off brush is usually incorporated to remove excess flux from the substrate.

#### PRE-HEATING




Pre-heating of the substrate and components is performed immediately before soldering. This reduces thermal shock as the substrate enters the soldering process, causes the flux to become more viscous and accelerates the chemical action of the flux and so speeds up the soldering action.

#### SOLDERING

Wave soldering is usually the best method to use when high throughput rates are required. The single-wave soldering principle (Fig.6) is the most straight forward method and can be used on simple substrates with two-terminal SMD components. More complex substrates with increased circuit density and closer spacing of conductors can pose the problems of nonwetting (dry joints) and solder bridging. Bridging can occur across the closely spaced leads of multi-leaded devices as well as across adjacent leads on neighbouring components. Nonwetting is usually caused by components with plastic bodies. The plastic is not wetted by solder and creates a depression in the solder wave, which is augmented by surface tension. This can cause a shadow behind the component and prevent solder from reaching the joint surfaces. A smooth laminar solder wave is required to avoid bridging and a high pressure wave is needed to completely cover the areas that are difficult to wet. These conflicting demands are difficult to attain in a single wave but dual wave techniques go a long way in overcoming the problem.

In a dual wave machine (Fig.7), the substrate first comes into contact with a turbulent wave which has a high vertical velocity. This ensures good solder contact with both edges of the components and prevents joints from being missed. The second smooth laminar wave completes the formation of the solder fillet, removes excess solder and prevents bridging. Figure 8 indicates the time/temperature relationship measured at the soldering site in dual wave soldering.

New methods of wave soldering are developing continually. For example, the Omega System is a single wave agitated by pulses, which combines the functions of smoothness and turbulence. In another, a lambda wave injects air bubbles in the final part of the wave. A further innovation is the hollow jet wave in which the solder wave flows in the opposite direction to the substrate.




### Footprint design

The footprint design of a component for surface mounting is influenced by many factors:

- Features of the component, its dimensions and tolerances
- Circuit board manufacturing processes
- Desired component density
- Minimum spacing between components
- Circuit tracks under the component
- Component orientation (if wave soldering)
- Positional accuracy of solder resist to solder lands
- Positional accuracy of solder paste to solder lands (if reflow soldering)
- Component placement accuracy
- Soldering process parameters
- Solder joint reliability parameters.

SOT223 FOOTPRINTS



Dimensions in mm.


Placement accuracy:  $\pm 0.25$  mm.

- 1) To improve the power dissipation the marked dimensions may be enlarged without changing the solder resist cut out of the footprint.

Fig.9 Reflow soldering footprint for SOT223; typical dimensions.

## Mounting instructions

## SOT223



Dimensions in mm.

Placement accuracy:  $\pm 0.25$  mm.

- 1) To improve power dissipation the marked dimensions may be enlarged without changing the solder resist cut out of the footprint.

Fig.10 Wave soldering footprint for SOT223; typical dimensions.

**Hand soldering microminature components**

It is possible to solder microminature components with a light-weight hand-held soldering iron, but this method has obvious drawbacks and should be restricted to laboratory use and/or incidental repairs on production circuits:

- Hand-soldering is time-consuming and therefore expensive
- The component cannot be positioned accurately and the connecting tags may come into contact with the substrate and damage it
- There is a risk of breaking the substrate and internal connections in the component could be damaged
- The component envelope could be damaged by the soldering iron.

**THERMAL CONSIDERATIONS**

**Thermal resistance**

Circuit performance and long-term reliability are affected by the temperature of the transistor die. Normally, both are improved by keeping the die temperature (junction temperature) low.


Electrical power dissipated in any semiconductor device is a source of heat. This increases the temperature of the die about some reference point, normally an ambient

temperature of 25 °C in still air. The size of the increase in temperature depends on the amount of power dissipated in the circuit and the net thermal resistance between the heat source and the reference point.

Devices lose most of their heat by conduction when mounted on a substrate. Referring to Fig.11, heat conducts from its source (the junction) via the envelope leads and soldered connections to the substrate. Some heat radiates from the envelope into the surrounding air where it is dispersed by convection or by forced cooling air. Heat that radiates from the substrate is dispersed in the same way.

The elements of thermal resistance shown in Fig.12 are defined as follows:

- $R_{th\ j-mb}$  thermal resistance from junction to mounting base
- $R_{th\ j-c}$  thermal resistance from junction to case
- $R_{th\ j-s}$  thermal resistance from junction to soldering point
- $R_{th\ s-a}$  thermal resistance from soldering point to ambient
- $R_{th\ c-a}$  thermal resistance from case to ambient ( $R_{th\ s-a}$  and  $R_{th\ c-a}$  are the same for most envelopes)
- $R_{th\ j-a}$  thermal resistance from junction to ambient.



Heat radiates from the envelope (1) to ambient.  
Heat conducts via leads (2), solder joints (3) to the substrate (4).

Fig.11 Heat losses.




Fig.12 Representation of thermal resistance paths of a device mounted on a substrate or printed board.

## Mounting instructions

SOT223

The temperature at the junction depends on the ability of the envelope and its mounting to transfer heat from the junction region to the ambient environment. The basic relationship between junction temperature and power dissipation is:

$$T_{j \max} = T_{\text{amb}} + P_{\text{tot max}} (R_{\text{th j-s}} + R_{\text{th s-a}})$$

$$= T_{\text{amb}} + P_{\text{tot max}} (R_{\text{th j-a}})$$

where

$T_{j \max}$  is the maximum junction temperature

$T_{\text{amb}}$  is the ambient temperature

$P_{\text{tot max}}$  is the maximum power handling capability of the device, including the effects of external loads when applicable.


In the expression for  $T_{j \max}$ , only  $T_{\text{amb}}$  and  $R_{\text{th s-a}}$  can be varied by the user. The package mounting technique and the flow of cooling air are factors that affect  $R_{\text{th s-a}}$ . The device power dissipation can be controlled to a limited extent but under recommended usage, the supply voltage and circuit loading dictate a fixed power maximum. The  $R_{\text{th j-s}}$  value is essentially independent of external mounting method and cooling air; but is sensitive to the materials used in the envelope construction, the die bonding method and the die area, all of which are fixed.

Values of  $T_{j \max}$  and  $R_{\text{th j-s}}$  or  $R_{\text{th j-c}}$  are given in the device data sheets. For applications where the temperature of the case is stabilized by a large or temperature-controlled heatsink, the junction temperature can be calculated from

$T_j = T_{\text{case}} + P_{\text{tot}} \times R_{\text{th j-c}}$  or, using the soldering point definition, from  $T_j = T_{\text{solder}} + P_{\text{tot}} \times R_{\text{th j-s}}$ .

#### Thermal resistance ( $R_{\text{th s-a}}$ and $R_{\text{th c-a}}$ )

The thermal resistance from soldering point to ambient and that from case to ambient depends on the shape and material of the tracks and substrate as illustrated in Figs 13 and 14. Standard mounting conditions to set the maximum power ratings of the SOT223 envelope are shown in Fig. 15. This shows single-sided 35  $\mu\text{m}$  copper-clad epoxy fibre-glass print, 1.5 mm thick. The tracks are fully solder-tinned and the shaded areas shown are copper.






Fig.14 Thermal resistance ( $R_{th\ s-a}$ ) as a function of area of ceramic substrate.




Fig.15 Test circuit for SOT223.



## GENERAL DATA AND INSTRUCTIONS

### General rules

1. Fasten the device to the heatsink before soldering the leads.
2. Avoid stress to the leads.
3. Keep mounting tool (e.g. screwdriver) clear of the plastic body.
4. The rectangular washer may only touch the plastic part of the body; it should not exert any force on that part (screw mounting).

### Mounting methods

#### CLIP MOUNTING

Mounting with a spring clip gives:

- a) A good thermal contact under the crystal area, and slightly lower thermal resistance than screw mounting.
- b) Safe insulation for mains operation.

Minimum force for good heat transfer is 10 N.

Maximum force to avoid damaging the device is 80 N.

#### M3 SCREW MOUNTING

It is recommended that the rectangular spacing washer is inserted between screw head and mounting tab.

Do not use self-tapping screws.

Mounting torque for screw mounting:

For thread-forming screws these are final values.

Minimum torque for good heat transfer is 0.55 Nm.

Maximum torque to avoid damaging the device is 0.80 Nm.

When a nut or screw is driven directly against the tab, the torques are as follows:

Minimum torque for good heat transfer is 0.40 Nm.

Maximum torque to avoid damaging the device is 0.60 Nm.

#### RIVET MOUNTING NON-INSULATED.

The device should not be pop-riveted to the heatsink. It is permissible to press-rivet the metal tab providing that eyelet rivets of soft material are used, and the press forces are slowly and carefully controlled.

This method is not permitted for full-pack envelopes because it will damage the plastic encapsulation.

### Heatsink requirements

Flatness in the mounting area: 0.02 mm maximum per 10 mm.

Mounting holes must be deburred, for further information see clip and screw mounting instructions.

### Heatsink compound

The thermal resistance from mounting base to heatsink ( $R_{th\ mb-h}$ ) can be reduced by applying a metallic oxide compound between the contact surfaces. Values given are of thermal resistance using this type of compound. Dow Corning 340 Heat sink compound is recommended. For insulated mounting, the compound should be applied to the bottom of both device and insulator.

**Thermal data for heatsink mounting methods (TO220 only)**

Typical figures, for exact figures see data for each device type.

$R_{th\ mb-h}$	Thermal resistance from mounting base to heatsink	K/W	
		clip	screw
<b>Mounting method</b>			
direct with heatsink compound		0.3	0.5
direct without heatsink compound		1.4	1.4
with heatsink compound and 0.1 mm maximum mica insulator		2.2	-
with heatsink compound and 0.25 mm maximum alumina insulator		0.8	-
with heatsink compound and 0.05 mm mica insulator insulated up to 500 V		-	1.4
insulated up to 800 V / 1000 V		-	1.6
without heatsink compound and 0.05 mm mica insulator insulated up to 500 V		-	3.0
insulated up to 800 V / 1000 V		-	4.5

Additional insulators are generally not required when mounting the full-pack outlines.

**Soldering**

Recommendations for devices with a maximum junction temperature rating < 175 °C:

**DIP OR WAVE SOLDERING.**

Maximum permissible solder temperature is 260 °C at a distance from the body of > 5 mm and for a total contact time with soldering bath or waves of < 7 s.

**HAND SOLDERING.**

Maximum permissible temperature is 275 °C at a distance from the body of > 3 mm and for a total contact time with the soldering iron of < 5 s.

The body of the device must not touch anything with a temperature > 200 °C.

It is not permitted to solder the metal tab of the device to a heatsink, otherwise the junction temperature rating will be exceeded.

Avoid any force on body and leads during or after soldering; do not correct the position of the device or of its leads after soldering.


**Lead bending**

Maximum permissible tensile force on the body for 5 seconds is 20 N.

The leads can be bent, twisted or straightened. To keep forces within the above mentioned limits the leads should always be clamped rigidly near the body during bending. This is also to prevent damage to the seal of the leads within the plastic body.

Leads can be bent as near to the body as required, but adequate length should always be allowed for clamping. This is a minimum of 1.75 mm from the body to the start of a bend radius.


The internal radius of bend should never be less than the thickness of the lead. A minimum radius of at least 1.5 x lead thickness is preferred. See figure 1. Surface cracks in the dip tin coating on the lead are common when a radius less than 1.5 x lead thickness is used. Although exposing the copper material, these cracks do not affect the mechanical strength of the lead. Lead forming by Philips is available as an option on all products supplied in these outlines.



**Additional guide-lines**

It is recommended that where a device is rigidly secured to a heatsink which is in turn rigidly secured to a PCB, that a bend is put in the leads to act as an expansion loop. This will prevent differential expansion


of the mounting parts transferring stress to the soldering joint, as shown in figure 2 below. This is only necessary where the device is mounted so rigidly that expansion forces are transmitted through the assembly.



## INSTRUCTIONS FOR CLIP MOUNTING

## Direct mounting with clip 56363


1. Apply heatsink compound to the mounting base, then place the device on the heatsink.
2. Push the short end of the clip into the narrow slot in the heatsink with the clip at an angle of  $10^\circ$  to  $30^\circ$  to the vertical. See figures 3 and 4.
3. Push down the clip over the device until the long end of the clip snaps into the wide slot in the heatsink. The clip should bear on the plastic body, not on the tab. See figure 5.



## Insulated mounting with clip 56364

With the insulators 56367 or 56369 insulation up to 2 kV is obtained.

1. Apply heatsink compound to the bottom of both device and insulator, then place the device with the insulator on the heatsink.
2. Push the short end of the clip into the narrow slot in the heatsink with the clip at an angle of  $10^\circ$  to  $30^\circ$  to the vertical. See figures 6, 7 and 8.
3. Push down the clip over the device until the long end of the clip snaps into the wide slot in the heatsink. The clip should bear on the plastic body, not on the tab. Ensure that the device is centred on the mica insulator to prevent unwanted movement.



**INSTRUCTIONS FOR SCREW MOUNTING**

**Direct mounting with screw and spacing washer**

**THROUGH HEATSINK WITH NUT**




Fig 9. Assembly

**INTO TAPPED HEATSINK**






Fig 11. Assembly.



Dimensions in mm.

Fig 10. Heatsink requirements.



Dimensions in mm.

Fig 12. Heatsink requirements.

**Insulated mounting with screw and spacing washer**

Not recommended where mounting tab is on mains voltage. Not applicable for F-pack.

**THROUGH HEATSINK WITH NUT**

Known as a "bottom mounting".




Fig 13. Insulated screw mounting with rectangular washer.

Dimensions in mm.




Fig 14. Heatsink requirements for 500 V insulation.




Fig 15. Heatsink requirements for 800 V insulation.

**INTO TAPPED HEATSINK**

Known as a "top mounting".




Fig 16. Insulated screw mounting with rectangular washer into tapped heatsink.

Dimensions in mm.




Fig 17. Heatsink requirements for 500 V insulation.





Fig 18. Heatsink requirements for 1000 V insulation.

## **ACCESSORIES**


	Page
<b>Accessories for TO220</b>	632
<b>Accessories for SOT186</b>	634

ACCESSORIES FOR TO220




Dimensions in mm.  
Part no. 56359b, insulator up to 1000 V.

Fig.1 Mica washer.




Dimensions in mm.  
Part no. 56359c, insulator up to 800 V.  
Material: polyester.  
Maximum permissible temperature ( $T_{max}$ ) = 150 °C.

Fig.2 Insulating bush.



Dimensions in mm.  
Part no. 56359d, insulator up to 1000 V.  
Maximum permissible temperature ( $T_{max}$ ) = 150 °C.


Fig.3 Rectangular insulating bush.



Dimensions in mm.  
Part no. 56360a, for direct and insulated mounting.  
Material: brass; nickel plated.

Fig.4 Rectangular washer.






Dimensions in mm.

Part no. 56363, for direct mounting.

Material: stainless steel; for mounting on heatsink of 1.0 to 2.0 mm.

Recommended force of clip on device is 20 N.

Fig.5 Spring clip.



Dimensions in mm.



Part no. 56364, for insulated mounting.

Material: stainless steel; for mounting on heatsink of 1.0 to 1.5 mm.


Recommended force of clip on device is 20 N.

To be used in conjunction with insulators 56367 or 56369.

Fig.6 Spring clip.



ACCESSORIES FOR SOT186



## **DATA HANDBOOK SYSTEM**

**DATA HANDBOOK SYSTEM**

Philips Semiconductors data handbooks contain all pertinent data available at the time of publication and each is revised and reissued regularly.

Loose data sheets are sent to subscribers to keep them up-to-date on additions or alterations made during the lifetime of a data handbook.

Catalogues are available for selected product ranges (some catalogues are also on floppy discs).

Our data handbook titles are listed here.

**Integrated circuits**

<i>Book</i>	<i>Title</i>
IC01	Semiconductors for Radio and Audio Systems
IC02	Semiconductors for Television and Video Systems
IC03	Semiconductors for Telecom Systems
IC04	CMOS HE4000B Logic Family
IC05	Advanced Low-power Schottky (ALS) Logic Series
IC06	High-speed CMOS Logic Family
IC08	100K ECL Logic Family
IC10	Memories
IC11	General-purpose/Linear ICs
IC12	Display Drivers and Microcontroller Peripherals (planned)
IC13	Programmable Logic Devices (PLD)
IC14	8048-based 8-bit Microcontrollers
IC15	FAST TTL Logic Series
IC16	ICs for Clocks and Watches
IC17	RF/Wireless Communications
IC18	Semiconductors for In-car Electronics and General Industrial Applications (planned)
IC19	Semiconductors for Datacom: LANs, UARTs, Multi-protocol Controllers and Fibre Optics
IC20	8051-based 8-bit Microcontrollers
IC21	68000-based 16-bit Microcontrollers (planned)
IC22	ICs for Multi-media Systems (planned)
IC23	QUBIC Advanced BiCMOS Interface Logic ABT, MULTIBYTE™
IC24	Low Voltage CMOS Logic

**Discrete semiconductors**

<i>Book</i>	<i>Title</i>
SC01	Diodes
SC02	Power Diodes
SC03	Thyristors and Triacs
SC04	Small-signal Transistors
SC05	Low-frequency Power Transistors and Hybrid IC Power Modules
SC06	High-voltage and Switching NPN Power Transistors
SC07	Small-signal Field-effect Transistors
SC08a	RF Power Bipolar Transistors
SC08b	RF Power MOS Transistors
SC09	RF Power Modules
SC10	Surface Mounted Semiconductors
SC13	PowerMOS Transistors including TOPFETs and IGBTs
SC14	RF Wideband Transistors, Video Transistors and Modules
SC15	Microwave Transistors
SC16	Wideband Hybrid IC Modules
SC17	Semiconductor Sensors

**Professional components**

PC01	High-power Klystrons and Accessories
PC06	Circulators and Isolators

**MORE INFORMATION FROM PHILIPS SEMICONDUCTORS?**

For more information about Philips Semiconductors data handbooks, catalogues and subscriptions contact your nearest Philips Semiconductors national organization, select from the **address list on the back cover of this handbook**. Product specialists are at your service and enquiries are answered promptly.

## OVERVIEW OF PHILIPS COMPONENTS DATA HANDBOOKS

Our sister product division, Philips Components, also has a comprehensive data handbook system to support their products. Their data handbook titles are listed here.

### Display components

<i>Book</i>	<i>Title</i>
DC01	Colour TV Picture Tubes and Assemblies Colour Monitor Tubes
DC02	Monochrome Monitor Tubes and Deflection Units
DC03	Television Tuners, Coaxial Aerial Input Assemblies
DC05	Flyback Transformers, Mains Transformers and General-purpose FXC Assemblies

### Magnetic products

MA01	Soft Ferrites
MA03	Piezoelectric Ceramics Specialty Ferrites
MA04	Dry-reed Switches

### Passive components

PA01	Electrolytic Capacitors
PA02	Varistors, Thermistors and Sensors
PA03	Potentiometers
PA04	Variable Capacitors
PA05	Film Capacitors
PA06	Ceramic Capacitors
PA07	Quartz Crystals for Special and Industrial Applications
PA08	Fixed Resistors
PA10	Quartz Crystals for Automotive and Standard Applications
PA11	Quartz Oscillators

### Professional components

PC04	Photo Multipliers
PC05	Plumbicon Camera Tubes and Accessories
PC07	Vidicon and Newvicon Camera Tubes and Deflection Units
PC08	Image Intensifiers
PC12	Electron Multipliers

## MORE INFORMATION FROM PHILIPS COMPONENTS?

For more information contact your nearest Philips Components national organization shown in the following list.

<b>Argentina:</b> Buenos Aires, Tel. (541)786 7635, Fax. (541)786 9367.
<b>Australia:</b> NORTH RYDE, Tel. (02)805 4455, Fax. (02)805 4466.
<b>Austria:</b> WIEN, Tel. (01)60101 1820, Fax. (01)60101 1210.
<b>Belgium:</b> EINDHOVEN, Tel. (31)40 783749, Fax. (31)40 788399.
<b>BRAZIL:</b> SÃO PAULO, TEL. (011)821 2333, FAX. (011)829 1849.
<b>Canada:</b> SCARBOROUGH, Tel. (0416)292 5161, Fax. (0416)754 6248.
<b>Chile:</b> SANTIAGO, Tel. (02)77 38 16, Fax. (02)735 3594.
<b>China</b> (Peoples Republic of): Shanghai, Tel. (021)326 4140, Fax. (021)320 2160.
<b>Colombia:</b> BOGOTÁ, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549.
<b>Denmark:</b> COPENHAGEN, Tel. (032)883 333, Fax. (031)571 949.
<b>Finland:</b> ESPOO, Tel. (9)0-50261, Fax. (9)0-520971.
<b>France:</b> SURESNES, Tel. (01)4099 6161, Fax. (01)4099 6431.
<b>Germany:</b> HAMBURG, Tel. (040)3296-0, Fax. (040)3296 213.
<b>Greece:</b> TAVROS, Tel. (01)489 4339/(01)489 4911, Fax. (01)481 5180.
<b>Hong Kong:</b> KWAI CHUNG, Tel. (852)424 5121, Fax. (852)428 6729.
<b>India:</b> BOMBAY, Tel. (022)4938 541, Fax. (022)4938 722.
<b>Indonesia:</b> JAKARTA, Tel. (021)5201122, Fax. (021)5205189.
<b>Ireland:</b> DUBLIN, Tel. (01)640 203, Fax. (01)640 210.
<b>Israel:</b> Tel Aviv Tel. (9723)6450333, Fax. (9723)493272.
<b>Italy:</b> MILANO, Tel. (02)6752.3302, Fax. (02)6752 3300.
<b>Japan:</b> TOKIO, Tel. (03)3740 5143, Fax. (03)3740 5035.
<b>Korea</b> (Republic of): SEOUL, Tel. (02)709-1412, Fax. (02)709-1415.
<b>Malaysia:</b> Kuala Lumpur, Tel. (03)757 5511, Fax. (03)757 4880.
<b>Mexico:</b> CHI HUA HUA, Tel. (016)18-67-01/(016)18-67-02, Fax. (016)778 0551.
<b>Netherlands:</b> EINDHOVEN, Tel. (040)783749, Fax. (040)788399.
<b>New Zealand:</b> AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811.
<b>Norway:</b> OSLO, Tel. (22)74 8000, Fax. (22)74 8341.
<b>Pakistan:</b> KARACHI, Tel. (021)587 4641-49, Fax. (021)577035/5874546.
<b>Philippines:</b> MANILA, Tel. (02)810-0161, Fax. (02)817-3474.
<b>Portugal:</b> Linda-A-Velha, Tel. (01)14163160/4163333, Fax. (01)14163174/4163366.
<b>Singapore:</b> SINGAPORE, Tel. (65)350 2000, Fax. (65)355 1758.
<b>South Africa:</b> JOHANNESBURG, Tel. (011)470-5911, Fax. (011)470-5494.
<b>Spain:</b> BARCELONA, Tel. (03)301 6312, Fax. (03)301 4243.
<b>Sweden:</b> STOCKHOLM, Tel. (08)632 2000, Fax. (08)632 2745.
<b>Switzerland:</b> ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30.
<b>Taiwan:</b> TAIPEI, Tel. (02)388 7666, Fax. (02)382 4382.
<b>Thailand:</b> BANGKOK, Tel. (662)398-0141, Fax. (662)398-3319.
<b>Turkey:</b> ISTANBUL, Tel. (0212)279 2770, Fax. (0212)269 3094.
<b>United Kingdom:</b> LONDON, Tel. (071)580 6633, Fax. (071)636 0394.
<b>United States:</b> RIVIERA BEACH, Tel. (407)881-3200, Fax. (407)881 3300.
<b>Uruguay:</b> MONTEVIDEO, Tel. (02)704 044, Fax. (02)920 601.

For all other countries apply to:

**Philips Components,**  
Marketing Communications,  
P.O. Box 218,  
5600 MD, EINDHOVEN, The Netherlands  
Telex 35000 phtnl, Fax. +31-40-724547.

---

## NOTES

---



## Philips Semiconductors – a worldwide company

**Argentina:** IEROD, Av. Juramento 1992 - 14.b, (1428)  
BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367

**Australia:** 34 Waterloo Road, NORTH RYDE, NSW 2113,  
Tel. (02)805 4455, Fax. (02)805 4466

**Austria:** Triester Str. 64, A-1101 WIEN, P.O. Box 213,  
Tel. (01)60 101-1236, Fax. (01)60 101-1211

**Belgium:** Postbus 90050, 5600 PB EINDHOVEN, The Netherlands,  
Tel. (31)40 783 749, Fax. (31)40 788 399

**Brazil:** Rua do Rocio 220 - 5<sup>th</sup> floor, Suite 51,  
CEP: 04552-903-SÃO PAULO-SP, Brazil.  
P.O. Box 7383 (01064-970),  
Tel. (011)821-2333, Fax. (011)829-1849

**Canada:** PHILIPS SEMICONDUCTORS/COMPONENTS:  
Tel. (800) 234-7381, Fax. (708) 296-8556

**Chile:** Av. Santa Maria 0760, SANTIAGO,  
Tel. (02)773 816, Fax. (02)777 6730

**Colombia:** IPRELENZO LTDA, Carrera 21 No. 56-17,  
77621 BOGOTÁ, Tel. (571)249 7624/(571)217 4609,  
Fax. (571)217 4549

**Denmark:** Prags Boulevard 60, PB 1919, DK-2300 COPENHAGEN S,  
Tel. (032)88 2636, Fax. (031)57 1949

**Finland:** Sinikalliontie 3, FIN-02630 ESPOO,  
Tel. (9)0-50261, Fax. (9)0-520971

**France:** 4 Rue du Port-aux-Vins, BP317,  
92156 SURESNES Cedex,  
Tel. (01)4099 6161, Fax. (01)4099 6427

**Germany:** P.O. Box 10 63 23, 20043 HAMBURG,  
Tel. (040)3296-0, Fax. (040)3296 213.

**Greece:** No. 15, 25th March Street, GR 17778 TAVROS,  
Tel. (01)4894 339/4894 911, Fax. (01)4814 240

**Hong Kong:** PHILIPS HONG KONG Ltd., 6/F Philips Ind. Bldg.,  
24-28 Kung Yip St., KWAI CHUNG, N.T.,  
Tel. (852)424 5121, Fax. (852)428 6729

**India:** Philips INDIA Ltd, Shivsagar Estate, A Block,  
Dr. Annie Besant Rd. Worli, Bombay 400 018  
Tel. (022)4938 541, Fax. (022)4938 722

**Indonesia:** Philips House, Jalan H.R. Rasuna Said Kav. 3-4,  
P.O. Box 4252, JAKARTA 12950,  
Tel. (021)5201 122, Fax. (021)5205 189

**Ireland:** Newstead, Clonskeagh, DUBLIN 14,  
Tel. (01)640 000, Fax. (01)640 200

**Italy:** PHILIPS SEMICONDUCTORS S.r.l.,  
Piazza IV Novembre 3, 20124 MILANO,  
Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557

**Japan:** Philips Bldg 13-37, Kohnan2-chome, Minato-ku, TOKYO 108,  
Tel. (03)3740 5028, Fax. (03)3740 0580

**Korea:** (Republic of) Philips House, 260-199 Itaewon-dong,  
Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022

**Malaysia:** No. 76 Jalan Universiti, 46200 PETALING JAYA,  
SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880

**Mexico:** 5900 Gateway East, Suite 200, EL PASO, TX 79905,  
Tel. 9-5(800)234-7381, Fax. (708)296-8556

**Netherlands:** Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB  
Tel. (040)783749, Fax. (040)788399

**New Zealand:** 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,  
Tel. (09)849-4160, Fax. (09)849-7811

**Norway:** Box 1, Manglerud 0612, OSLO,  
Tel. (022)74 8000, Fax. (022)74 8341

**Pakistan:** Philips Electrical Industries of Pakistan Ltd.,  
Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton,  
KARACHI 75600, Tel. (021)587 4641-49,  
Fax. (021)577035/5874546.

**Philippines:** PHILIPS SEMICONDUCTORS PHILIPPINES Inc,  
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,  
Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474

**Portugal:** PHILIPS PORTUGUESA, S.A.,  
Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores,  
Apartado 300, 2795 LINDA-A-VELHA,  
Tel. (01)4163160/4163333, Fax. (01)4163174/4163366.

**Singapore:** Lorong 1, Toa Payoh, SINGAPORE 1231,  
Tel. (65)350 2000, Fax. (65)251 6500

**South Africa:** S.A. PHILIPS Pty Ltd.,  
195-215 Main Road Martindale, 2092 JOHANNESBURG,  
P.O. Box 7430 Johannesburg 2000,  
Tel. (011)470-5911, Fax. (011)470-5494.

**Spain:** Balmes 22, 08007 BARCELONA,  
Tel. (03)301 6312, Fax. (03)301 42 43

**Sweden:** Kottbygatan 7, Akalla, S-164 85 STOCKHOLM,  
Tel. (0)8-632 2000, Fax. (0)8-632 2745

**Switzerland:** Allmendstrasse 140, CH-8027 ZÜRICH,  
Tel. (01)488 2211, Fax. (01)481 77 30

**Taiwan:** PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West  
Road, Sec. 1, Taipei, Taiwan ROC, P.O. Box 22978,  
TAIPEI 100, Tel. (02)388 7666, Fax. (02)382 4382.

**Thailand:** PHILIPS ELECTRONICS (THAILAND) Ltd.,  
209/2 Sanpavuth-Bangna Road Prakanong,  
Bangkok 10260, THAILAND,  
Tel. (662)398-0141, Fax. (662)398-3319.

**Turkey:** Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,  
Tel. (0212)279 2770, Fax. (0212)269 3094

**United Kingdom:** Philips Semiconductors LTD.,  
276 Bath Road, Hayes, MIDDLESEX UB3 5BX,  
Tel. (081)730-5000, Fax. (081)754-8421

**United States:** 811 East Arques Avenue, SUNNYVALE,  
CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556

**Uruguay:** Coronel Mora 433, MONTEVIDEO,  
Tel. (02)70-4044, Fax. (02)92 0601

**For all other countries apply to:** Philips Semiconductors,  
International Marketing and Sales, Building BE-P,  
P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands,  
Telex 35000 phntnl, Fax. +31-40-724825

SCD36 © Philips Electronics N.V. 1994

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

133053/35000/02/pp637  
Document order number:

Date of release: December 1994  
9398 652 78011

# Philips Semiconductors



# PHILIPS